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SECTION 1 
INTRODUCT I ON 
1’ 
The mathematical operation of convolution is a very important function in 
many of the pattern recognition or pattern classification algorithms that are 
used to synthesize useful information about the earth from the electrical out- 
puts of satellite-borne environmental sensors. Since charge coupled devices 
(CCDs) are so well suited to performing convolution, it is not surprising that 
substantial interest has arisen within NASA in developing CCDs for preprocess- 
ing environmental sensor data preparatory to its transmittal to the ground. 
The one complication that limits the immediate usefulness of CCDs is the 
fact that the sate1 1 ite preprocessors are learning machines’ and must adapt to 
the terrain they are observing. In terms of CCD hardware, this means that the 
convolutions must be programmable; i.e., the impulse responses of the filters 
must be electronically variable. 
The canonical CCD transversal filter, illustrated in Figure 1, has fixed 
weighting coefficients hn n = 0, N - 1 that are coded into the photomask with 
which the device is made. The impulse response is determined by the hn and is 
not electrically alterable. Various approaches have been tried to construct 
f i 1 ters with electronically alterable h 293 
n’ 
but all such attempts have failed 
to maintain the electronic simplicity of the fixed weighting coefficient trans- 
versa1 f i 1 ter. 
This program addresses two different 
correlation 
techniques for performing programmable 
0 Frequency doma in correlation us 
0 Time domain correlation using d 
binary/analog correlation. 
ing the CCD chirp z-transform (CZT). 
irect analog/analog correlation and 
Two separate 1Cs have been developed under the program: 
0 32-point CCD CZT IC. 
N 
‘IN y"- D Vl D y2 . . . . . . 
t m 
D 
"N-l 
1 . b t 
OUT 
. 
Figure l.- Block Diagram of a Transversal Filter Showing Delay Stages 
D and Weighting Coefficients hn n=O, N-l. 
l 32-point CCD analog/analog correlator. 
These two ICs are discussed in Sections II and IIJ., respectively. In addition, 
a prototype IC capable of correlating a digital reference word with an analog 
input signal was evaluated under this program. The evaluation of the binary/ 
analog correlator is discussed in Section IV. 
1: 
A. Frequency Domain Correlation 
This approach to programmable correlation is based on the fact that corre- 
lation in the time domain is equivalent to multiplication in the frequency 
doma in. Consequently, the frequency domain correlator is based on taking the 
discrete Fourier transform (DFT) of the input signal. 
I 
The discrete Fourier transform operation can be performed using the chirp 
z-transform algorithm. 
4 
The CZT gets its name from the fact that it can be 
implemented in an analog manner by (1) premultiplying the time signal with a 
chirp (linear FM) waveform, (2) filtering in a chirp convolution filter, and 
(3) postmultiplying with a chirp waveform. 
When implemented digitally, the CZT has no advantages over the conventional 
fast Fourier transform algorithm. 4 However , the algorithm lends itself natu- 
rally to implementation with CTD transfersal filters. 596 
Starting with the definition of the DFT 
N-l 
Fk = c fne 
- i2nnk/N 
n=O 
and using the substitution 
2nk = n2 + k2 - (n - k)2 , (2) 
the following equation results. 
Fk = e e in (k-n)2/N 1 . 
(1) 
(3) 
3 
This equation has been factored to emphasize the three operations that make 
up the CZT algorithm. It is illustrated in Figure 2. 
To implement the 
filters of length 2N- 
form has a time durat 
pretation in terms of 
conventional N-point CZT, the CCD filters are chirp 
that chirp from -fc to +f , and the premul t iply wave- 
C 
on N/fc and chirps from zero to -f . 
C 
A physical inter- 
correlation of the input chirp with the filter is given 
in Figure 3. When the input signal has zero frequency, the product with the 
premultiply chirp results in an input waveform to the filter that chirps from 
0 to -fc. The samples corresponding to frequencies near f = 0 are clocked 
into the filter first, and those near f = -fc are clocked in last. This 
sequence of samples results in a correlation peak at t = to, when the product 
waveform has been clocked into the first half of the filter. When the input 
frequency is f, # 0, the product with the premultiply chirp results in an 
input to the filter that chirps from f, to -fc + f,. The input waveform 
(v in x chirp) in Figure 3 corresponds to an input signal at a frequency f, at 
time t = t 
0’ 
This waveform is shifted to the right as t increases, resulting 
in a correlation peak at t,. The shift in time relative to the dc correlation 
peak is 
5 - 5 
=Nf 
,2 1 . 
‘C 
In this way, the time axis of the output is ca 1 i brated in frequency. 
The CZT is very convenient for perform ing programmable correlat ion. 
(4) 
Figure 4(a) shows that correlation of x(t) with h(t) can be accomplished by 
(1) performing the discrete Fourier transform (DFT) of x(t) to obtain X(f); 
(2) multiplying X(f) by H(f), where H(f) is the DFT of h(t); and (3) performing 
the inverse DFT on Y(f) = X(f) * H(f). 
f” +i=-nL 
IN o 
Y”m N 
OUT 
. 
2 
Filter having up -in k 
e N chirp impulse response e N 
Down Chirp Down Chirp 
Figure 2.-Schematic of the CZT Algorithm. 
5 
Frequency 
t Impulse Response 
Filter t 
output 
!,,,, !$, ) ! 
to 5 Time 
CCD 
Figure 3.- Interpretation of the CZT in Terms of Ch i rp Input Waveforms in 
Chirp Filters. 
6 
DFT 
Inverse 
DFT 
H 
(a) 
r ---m--- 1 I- -------- -I 
e-ink2/N 
21 irrn 
e N 
I ’ 
I 
L I _------ _------ 1 
DFT (b) Inverse DFT 
2 
-ink /N 
.e 
2 
-inn 
e N 
Hk 
(cl 
2 
i% 
eN 
Figure &.-Block Diagram of a CCD Programmable Correlator. 
Figure 4(b) is obtained from 4(a) by replacing the DFT and inverse DFT 
blocks with their CCD CZT equivalents, and 4(c) is obtai ned by simplifying 
4(b). Figure 4(c), therefore, represents an economical and usefu 1 way to 
perform programmable correlation in pattern classif icati on machines, and this 
program had as one of its goals the development of CCD CZT ICs to perform 
spectral analysis for a broad range of NASA requirements including programmable 
correlation. 
The 32-point CCD CZT IC deve 
Section II. 
loped under th is program is discussed in 
B. Time Doma in Correlation 
An alternate approach to achieving programmable correlation is the 
time domain correlator. The analog/analog correlator is illustrated in 
direct 
Figure 5. 7 
It is similar in operation to the transversal filter illustrated in Figure 1, ex- 
cept that the weighting coefficients are electronically programmable by clocking 
an analog reference signal into the device. It operates by first loading CCDl 
with a reference signal and then clocking a second signal through CCD2. Since 
the charge is stored dynamically in CCDl, it decays due to thermal leakage and 
must be refreshed after 10 ms to 100 ms. 
Each stage of the CCD is tapped with a diffusion whose potential takes on 
a value approximately proportional to the signal charge, and four-quadrant 
multiplication is accomplished using the circuit of Figure 6. Trans is tors Q 3 
and Q4 act as voltage-control led resistors, and the ba lanced conf i gu ra t ion 
overcomes the inherent nonlinearity of MOS transistors used as resistors. 
The output V2 from CCD2 is appl ied to the gate of Q4, and the gate of Q3 is 
biased to Vref, which is equal to the value of V 
2 
when CCD2 has the zero level 
of charge (half-full well). The output from CCDl is buffered by a source- 
follower whose output V a is appl ied to the drain of Q 3 
and Q4. The sources of 
Q3 and Q 4 are connected to virtual ground current buses C- and C+ whose 
currents are differenced in an off-chip differential amplifier. 
8 
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V ef 
f 
Q3 
4’ 
Q4 41 
-I 
v2 c’c 
Figure 6.-Circuit Schematic of the Four-Quadrant Multiplier Used in the Analog/ 
Analog Correlator of Figure 5. 
10 
The currents flowing in Q3 and Q4 are 
‘3 = B (Vref - vt - $Va) va , 
and 
14=B(V2 -Vt-QV,)V * a 
The difference current 
I4 - I3 = B(V, - Vref 1 va 
(5) 
(6) 
(7) 
contains no nonlinear terms. 
The 6l+-point analog/analog time domain correlator designed, fabricated, 
and tested under this contract is discussed in detail in Section III. 
An alternate approach to the analog/analog correlator is the binary/analog 
correlator. The concept of the binary/analog correlator is illustrated in Figure 7. 
The weighting coefficients (hohi . . . hN _ of Figure 1) are made electronically 1 
programmable by decomposing each one into a binary representation. hn is repre- 
sented with M-bit accuracy by 
M-l 
hn = I: hk 2-k . 
k=O 
(8) 
For M-bit accuracy, M parallel CCD binary/analog correlators are put on a chip 
as shown in Figure 7. The most significant bit hz of each coefficient is loaded 
into the static shift register (coefficient store) shown as elongated rectangles 
in the filter at the top of the figure. The second most significant bit h: of 
each coefficient is loaded into the second coefficient store, and the least 
significant bit h”-’ is loaded into the coefficient store shown at the bottom 
n 
of the figure. The analog input signal to be filtered is applied without 
11 
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attenuation to the top filter (most significant bit). The input is attenuated 
by a factor of two at the input of the second filter (second most significant 
bit), and it is attenuated by a factor of 2 
M-l 
at the input to the bottom filter 
(least significant bit). This attenuation is performed using capacitive ratio 
techniques similar to those employed in MOS MDAC technology. The coefficients 
stored in the static shift registers then control the weighting of the trans- 
versal filters, and when the outputs of each filter are summed together as 
shown, the result is 
V 
out (‘) = Ni’ ho z-n + 2- 1 Ni1 hl z-n 
H(z) = Vin(Z) f.. .+2 
n=O n n=O n 
-(M-l) Ni1 hM-l z-n (9) 
n=O n 
= Ni1 l”;’ (h; 2-k)] z-” (10) 
n=O -k=O 
N-l 
= C hn z-” . 
n=O 
(11) 
The binary/analog correlator is discussed in detail in Section IV. 
13 
SECTION II 
32-POINT CCD CZT IC 
This section describes in detail the design and operation of the frequency 
doma in correlator. The design of each component of the CZT IC is discussed, 
and applications and experimental results are described. 
A. Chip Overview 
The frequency domain correlator contains all the hardware needed to 
implement a 32-point CZT, as discussed in the introduction and shown schemati- 
cally in Figure 4. The IC, shown in block diagram form in Figure 8, is com- 
posed of the following: 
l ROM 
l Up/down coun te r 
l Four MDACs 
l Four operational amp1 if iers 
l Eight output buffers 
l Clock generators 
0 Four 64-stage CCD f i 1 ters. 
A photomicrograph of the IC is shown in Figure 9. 
The IC measures 6.04 x 5.69 mm2 2 (238 x 224 mils ) and was fabricated 
using Tl’s two-phase sil icon gate coplanar electrode structure, shown in 
Figure 10. To provide storage and directionality, n-type ion implants (wells) 
are diffused under the two clock electrodes. As seen in Figure 10, when both 
the Gl and G2 clocks are off, charge (signal) resides in the wells (under the 
til electrode for this example). When a2 is turned on, a potential energy 
gradient is formed, forcing the charge to move under the @2 electrode. Next, 
both clocks are turned off, and the charge remains in the @2 well. When al is 
turned on, the charge moves under the @1 electrode and has moved one bit down 
the CCD structure. 
14 
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Figure IO.-Silicon Gate CCD Coplanar Electrode Structure. 
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Because of the complexity of the analog circuits surrounding the CCD 
filters, much circuit modeling and MOSFET modeling was needed. To obtain 
accurate MOSFET models for use in the circuit model ing, data were taken on 
MOSFETs from prev ious 1 y processed I Cs . These data were tabulated and fitted 
to the Shichman-Hodges MOS equations using the computer, and parameter values 
were extracted for circuit modeling. This procedure al lowed the design of 
the peripheral circuitry to be accomplished with a high degree of confidence. 
In an effort to provide the greatest possible flexibi 1 ity, the IC was 
partitioned into three main signal processing sections. The first two sections 
are both dual MDACs. The MDACs and their associated circuitry are shown in 
Figures 11 and 12. The ROM is common to both sets of MDACs and has 16 output 
lines, 8 for the sin chirp words and 8 for the cosine chirp words. The sin 
chirp is available to one MDAC in each figure, and the cos chirp is available 
to the other two MDACs. The eight-bit external word is available to al 1 four 
MDACs and may be individually selected for each set of dual MDACs. Each MDAC 
consists of an input sample-and-hold buffer, ROM sense and MDAC drive circuitry, 
the MDAC capacitor array, and an output buffer. The third section of the par- 
tition, shown in Figure 13, consists of two CCD input amp1 ifiers (A, and A2), 
CCD input blanking circuitry, four 64-stage CCD transversal filters, two 
differential current integrators (CCD output amp1 if iers), and four output buffers. 
The CCD input amp1 if iers make the inverse of the signal available to the CCDs 
so that both CCD outputs to the DCI may be summed the same way. The CCD input 
blanking circuitry uses the T, and T2 pulses from the up/down counter to load 
lmzeros” into the CCD for appropriate periods. The T2 pulse is always used. 
The T, pulse is used only to implement the noncircular correlation function 
and must be stitch-bonded on-chip if it is required. 
Each of the three partitioned sections utilizes output buffering circuits 
so that the sections can be connected in several configurations using one or 
more ICs. Also, each section has the circuitry required to process real and 
18 
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imaginary signal components. In addition to the three partitioned sections 
described above, the chip contains clock-generating circuitry. The clock 
generators derive all the internal timing pulses from the two-phase clocks 
input to the IC. 
6. CCD Filter 
The four filters needed to implement the CZT algorithm are chirp con- 
volution filters with 2N-1 stages. A photograph of the four CCD f i 1 ters is 
shown in Figure 14. The weighting coefficients for the sine and cosine chirp 
filters are 
cos 
hk 
nk2 
= ‘OS 32 
k = 0,31 
sin rrk 
2 
hk 
= sin 32 k = 0,31 . 
The coefficients were realized using the split-electrode technique, and 
because the CZT IC was designed to perform the true CZT, the fi 1 ter tapweights 
were repeated for the remaining N-l stages of the filters. 
The CCD filter structure is i 1 lustrated in Figure 15. Each filter is 
surface channel and uses two-phase clocking. Each stage is 25.4 urn (1 mil) 
long and consists of a 12.7 urn (0.5 mil) long first poly electrode and a second 
poly electrode that is effectively 12.7 urn (0.5 mil) long. The barriers are 
5.1 ym (0.2 mil) each, and the wells are 7.6 urn (0.3 mil) each. The channel 
width is 155 urn (6.1 mils). The split electrodes are the first poly electrodes. 
The spl it electrode gaps are 5 urn (0.2 mi l), and the channel stop beneath each 
gap is 12.7 urn (0.5 mil) wide. 
The channel stop beneath each gap serves two purposes. The first is to 
prevent the electrons of the signal charge packets from being trapped in these 
22 
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Figure 15.-Schematic of CCD Filters. 
areas and causing serious degradation of the charge transfer efficiency. The 
second reason for the channel stop is that the position of the weighting 
coefficients is defined by the same photomask that defines the CCD channel. 
Thus, the weighting coefficient accuracy is determined by the accuracy with 
which the photomask is made and is not dependent on alignment of different 
photomask levels in the device fabrication process. With this approach 
approximately 0.16% accuracy in the weighting,coefficients is possible,with 
the CCD. This gives an area for the first a 155 urn (6.1 mil) 
we1 1 area of 7.6 x 
wide channel in 
(1.55 - 12.7) = 1084 urn2 [O.3 x (6.1 - 0.5) = 1.68 mi 12]. 
The CCD clock 
phase input clocks 
ing sequence is illustrated in Figure 16 relative to the two- 
@, and G2. The analog input to the CCD is capacitively 
coupled to the input diode. The fat-zero level on the diode is set to VFz 
when a; comes up. After 6; falls, the CCD input signal is allowed to change 
and the IP/G signal pulls up, dumping signal charge into the receiving well, 
which is controlled by a dc bias. The total receiving well area is 710 pm2 
(1.1 mi12), making the capacity of this we1 1 65% as large as the capacity of 
the following wells. This prevents saturation of the filter. The signal is 
sampled when IP/G falls. Next, the CCD first @, clock rises and falls, dump- 
ing the sampled signal charge under the first split electrode. The CCD first 
@1 
electrode rises to a level less than that of the CCD 0; clock lines to 
make sure that all charge is transferred. At the same time, the CCD @, 
electrodes fall, transferring the charge packets under the CCD rJ, electrodes 
to the remaining split electrodes. These spl it electrodes must be floating 
when this occurs in order to sense the charge packets. 
The capacitive coup1 ing of the CCD 0, 1 ine to the CCD I#I~ lines is com- 
pensated for by another clock, CCD@, , which is capacitively coupled to the 
CCD $I: 1 ines by approximately the same amount. The CCD@, clock comes up when 
CCD @, clock falls. The output signal is sampled before the CCD @, line rises 
25 ’ 
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Figure 16. - CCD Timing. 
26 
again. When the CCD @i electrodes are pulled down, the charge packets are trans- 
ferred to the following CCD @, electrodes. When each charge packet reaches the 
end of the CCD, it is dumped onto the output diode, which is tied to V 
DD’ An 
effort was made in laying out the four CCDs and their interconnects to match the 
capacitance on al I four output 1 ines. Cons iderat ion was 
to the other c tance to the substrate and to capacitance 
given both to 
lock I ines. 
C. Operational Am@ if iers -- 
I . Design 
In the realization of the 32-po 
are needed to perform two functions. The 
capac i - 
int CZT, four operational amp, ifiers 
first function is to provide gain 
and the inverse of the signal to the inputs of the CCDs. These ampl if iers 
are called the input diffamps and are designated as Al and A2 in Figure 13. 
The need for the inverse of the signal can be understood best by considering 
the function of the differential current integrator (DCI). 
The general DCI scheme and the capacitances associated with the CCD 
are shown in Figure 17. The following capacitances are indicated in the 
figure: 
Cs = stray to substrate, made equal on Vf nodes. 
‘OF = 
fixed overlaps from phase I (I$,) to V’ nodes, also made equal. 
C oL (I f hi)/2 = overlap to 0, for each stage, depends on hi. 
CoF + N/2 CoL = a coup, ing to 1, 
zk 
equal for each node V . 
Cox (I I!I hi)/2 = V+ electrode to channel capacitance for each stage. 
CD (1 +- hi)/2 = depletion layer capacitance for each stage. 
A possible timing scheme is shown i 
fol lows. The split electrode nodes Vf are cl 
series switches S2, wh i le the phase I ($I,) cl 
then turned off, and nodes V* are left floati 
n Figure I 8. The operation is as 
ocked to the voltage V2 via the 
ock is h igh. The switches S2 are 
t-4. The next point in the timing 
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29 
diagram is the turn-off of phase 1. At this point the charge transfers under 
the spl it electrodes. The nodes V’ are isolated, and feedthrough from d1 via 
the overlap capacitance could reduce the voltage Vf k V2 to a value low enough 
so that incomplete transfer could take place. To prevent this, a capacitive 
coupling to s1 is provided, which is approximately equal to the coup1 ing to @l. 
As the s 
voltages V 
f 
change 
ignal charge Q, f 
in proportion to 
are 
lows under the split e 
the sum of the tap we 
node vol tages then 
where 
v+ = v2 - v 
N 
@l [ 
COF + C (1 khi) 
i=l 
CoL /2Cf 1 
ectrodes, the node 
ghts (1 ?I hi). The 
+ vz, (COF + p COL )/2cf + ; cox(l -+ h&vi + Vz)/2C+ 
i=l 
Cf z cs + 2COF -!- COL p (2 + K) + CE p (l?F;) ) 
f (12) 
(13) 
andC =C 
E 
os, CD in series, and 
N 
h = c hi/N, 
i=l 
Vz = bias voltage for zero signal (fat zero), 
Vi = signal voltage sampler. 
The node vol tages Vf are to be sensed by the differential feedback amplifier A 
when the switches SA are turned on at the next stage in the timing diagram. 
The negative feedback of the amplifier causes its output to change unti I the 
input vol tages V+ and V- are equal. 
30 
The output voltage Vout is proportional to the difference: 
V+ 
N 
- v- = -v 
@I 
Nh CoL/C + Vz NT; C,,/C + Cox c hiVi/C , (14) 
i=l 
where C 
+ 
and C- have been made equal by the addition of (C + CE) NF to node 
V-. In practice, the addition may have to be made to V 
+ OL- 
if h is negative. 
Only the third term in Equation (14) is the desired output of the 
convolution f i I ter. The first two terms need to be eliminated. This can be 
accomplished in two ways. The first involves an additional channel in parallel 
with the signal channel. This new channel is of width lhl . Ws if Ws is the 
signal channel width, and is located on the side of the V- electrode if h > 0. 
The new channel only carries a signal equal to Vz. Again, in practice, two 
such channels may be required, one on each side of the main signal channel. 
differ by lhl 
wS’ 
A possible lay- 
19. The addit ion not only cancels 
ion (lb)] , but also adds just the 
Their widths are then adjusted so that they 
out of such a structure is shown in Figure 
the two unwanted parts in the output [Equat 
C- required capacitances to equal ize C 
+ 
and 
terms in Equation (14) can be cancelled 
Here the output of a cos and a sin 
?; for the sin and cos chirp are equal, 
A second way the two additiona 
is appropriate to the chirp z-transform. 
chirp are added. However, the values of 
at least for an even number of stages. Even when apodization is added to the 
CCD chirp filter, as may be done for a sliding transform, the values of h 
differ by only a small amount. For example, for even N, ~(COS) = F(sin) = 
lfi. For a Hamming weighted filter we calculate 
31 
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N iT (cos) K(sin) iT(cos - sin) 
512 0.0313 0.03ll I.7 x IO 
-4 
256 a.0444 0.0439 5.0 x 1o-4 
128 0.0632 0.0618 I.4 x IO'3 
64 0.0903 0.0863 4.0 x IO'3 
32 0.130 0.119 I.1 x 10 
-2 
16 o. 189 0.158 3.1 x lo-2 
8 0.274 0.193 8.1 x IO-~ 
The difference is small for the larger transforms. 
The required equal ization of capacitances and cancellation of 
unwanted signals can then be obtained by substracting the output of a cos and 
sin chirp filter. In practice, this subtraction is achieved by cross-connecting 
the V+ (cos) and V- (sin) nodes. No additional channel is needed. However, 
one of the input signals has to be available in both normal and inverted form. 
Since the length of our transform was small and gain was needed at the inputs 
to the CCD f i 1 ters, we chose to use the second approach. Two operational 
ampl if iers are used at the input to the filters and two ampl ifiers are used 
as DCls at the output of the f i 1 ters. The designs of the two diffamps are 
identical except for the values of the compensation capacitors and the 
feedback capac i tors. 
The basic amplifier is shown in Figure 20 with the design parameters 
isted in Table I. A photomicrograph of the amplifier is shown in Figure 21. 
The amp, ifier has two stages of differential gain. Each stage is 
cascaded and uses depletion loads. Between the first and second stages are 
buffers (Ml4 and M15) which also serve as level translators. After the second 
gain stage, the outputs are double-buffered by M30 and M31, and then by M33 
and M34. The current source biases of all buffers are cascaded to provide a 
33 
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Table I 
FET Geometries and Supplies 
"DD 
= +20 at 3.5 mA 
vss = 0 
FETS W/L (mils) (pm) W/L 
Ml, M7, M23 0.35/0.3 8.W7.6 
M2 1.25/0.3 3W.6 
M3, M4 18/0.3 45717.6 
MS, M6 1.30/0.3 3317.6 
Ma, M9 0.35/0.7 8.W17.8 
MlO,Mll 0.7/0.3 17.8/7.6 
M12, Ml3 0.75/0.5 19/12.7 
M14, Ml5 1.5/0.3 38/7.6 
M16, M17, M21, M22 0.45/0.5 11.4/12.7 
Ml8 0.6/0.3 15.2/7.6 
M19, M20 2.45/0.3 62/7.6 
M24, M25 0.35/0.5 8.W12.7 
M26, ~27 0.5/0.3 12.7/7.6 
M28, M29 0.55/0.5 lW12.7 
M30, M31 0.95/0.3 24/7.6 
M32 0.7/0.5 17.8/12.7 
M33, M41, M42 0.65/0.5 16.5/12.7 
M34, M37 0.35i0.65 8.916.5 
M35 0.75/1.0 19/25.4 
M36 0.65/1.7 16.5/43 
M38 0.8/0.4 20/10 
M39, M40 0.65/0.3 16.5/7.6 
M43, M44 5.1/0.3 130/7.6 
M45 0.7511.7 19143 
M53 0.45/0.3 11.4/7.6 
M54, M55 0.3510.85 8.9/22 
M56 0.4/0.6 10/15.2 
V 
BB 
= -5 at 1.5 nA 
Cl = C2 = 0.075 pF 
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higher output impedance. DC operating point and common mode rejection are 
obtained by two overlapping feedback loops connected to the current source of 
each differential pair. 
From the outputs of’ the second stage to the outputs of the first 
stage are two compensation capacitors. These capacitors make the second stage 
look 1 ike an integrator, creating a dominant pole in the amplifier’s frequency 
response. This effect is identical to the effect of the compensation capacitor 
in ~A74 1 -type op-amps. The open loop gain of the amp1 ifier is then the gm of 
the input differential transistors M3 and M4, times the impedance of the compen- 
sation capacitors. There is naturally some attenuation through the two output 
buffers. 
9 
m3 
A = QIBUF SCCOMP ’ 
where 
OBUF = 
attenuation of buffer, 
‘rn 
= forward transfer conductance ratio of MOSFET M3, and 
3 
‘COMP 
= value of compensation capacitor. 
This formula will hold true for frequencies below the crossover 
frequency of the inner loop formed by the buffers Ml4 and M15, the second gain 
stage, and the feedback path through the compensation capacitors back to the 
buffers’ input. Therefore, the crossover frequency of the op-amp with its 
integration capacitors must be well below the unity gain point of the inner 
loop. 
The common mode feedback loop dynamics are discussed by stages. In 
the first stage the gain is the gm of Ml (the first stage current source) times 
37 
the impedance at nodes 7 and 8 (the first stage outputs) in parallel. The 
dominant pole is created by the capacitance at those nodes, including the 
compensa t ion capac i tors. The other ends of the compensation capacitors (nodes 
18 and 19) tend to be held at virtual grounds by the action of the second stage 
common node feedback loop. 
A = CYBUF x ‘ml 
x l/SC2 , 
where 
oBUF 
= attenuation of buffer, 
‘rn 
= transconductance of MOSFET Ml, and 
1 
C2 = compensation capacitor. 
The action of the second stage common mode loop is similar to that 
of the first stage. Complications arise due to common mode feedback through 
the compensation capacitors and interactions with the first stage feedback loop. 
The effect of the first interaction is to create an unwanted pole due to the 
capacitance at node 15, the sources of the second stage differential pair. 
Though the second interaction tends to counteract this effect, it is still 
advisable to minimize the capacitance at node 15 by using the buffer M53 to 
drive Ml. 
As in the first stage feedback loop, care must be taken to prevent 
excessive phase shifting in the buffers which level-translate back down to 
the current source FETs gate. 
The computer-predicted parameters of the two common mode loops are 
listed on the following page. 
38 
- 
First Staqe Second Stage 
Low Frequency Ga in 5.5 5.5 
Crossover Frequency 14 MHz 22 MHz 
Phase Margin 67” 60” 
Each amplifier required 47 mW dc power and occupies approximately 0.658 mm2 
(1020 mi 12). 
Both the input amplifiers and the DC1 amplifiers were modeled using 
the block diagram of Figure 22. From Figure 22 the closed-loop transfer 
function is 
vo(s) a (s) 
A(s) = ‘V = 1 + a(s)f (s) 
i 
where a(s) is the open loop gain, 
f (5) is the feedback ga in, and 
a (s)f (5) is the loop transmission gain. 
The stability of each amplifier was based on the loop transmission, a(s)f(s). 
A schematic of the input differential amplifier is shown in Figure 
23. Transistors Q, and Q, are used to provide the proper input bias level for 
the amp1 if ier. Assuming the open loop gain is infinite, the closed loop gain is 
C 
A(s) =A= 
3.0 PF 
‘FB 
0.5 pF = 6 , 
where C 
IN 
is the value of the input capacitance and 
‘FB 
is the feedback capacitance. 
Both the input capacitors and the feedback capacitors were formed using first 
and second polysilicon as the capacitor plates. The dielectric constant of 
the gate oxide between the two polysil icon levels determine the capacitance. 
39 
‘i (‘) a (~1 v l vo(s) 
Figure 22.-Block Diagram of Single-Loop Amp1 if ier. 
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The amp1 if ier closed loop gain is determined by a capacitance ratio that is 
also the ratio of the areas of the two polysilicon capacitors. S i nce these 
areas can be accurately controlled, the gain is very accurate and predictable. 
A gain of 6 was chosen to compensate for the attenuation of the MDACs. Based 
on computer model ing, 1 pF compensation capacitors were chosen. 
A plot of the predicted open loop characteristics of the input amplifier 
is shown in Figure 24. From this plot the following parameters can be obtained: 
Crossover Frequency 6 MHz 
Feedback Gain l/6 
Gain Bandwidth Product 36 MHz 
Phase Margin 63" 
The predicted closed loop frequency response is shown 
frequency is 9 MHz. 
The design of the DCI 
but instead of providing only s 
function as integrators, integr 
capac i tors. A model of the DCI 
amp1 if ier is the same as the input amp1 if ier, 
ignal inversion and gain, the DC1 amp1 ifiers 
ating the CCD output signal onto the feedback 
circuit is shown in Figure 26. The CCD output 
is shown as the split electrodes with a clock driver for each side of the 
electrodes. Two series-pass MOSFETs (Q, and Q2) are shown that gate the 
signal into the DCI amp1 if ier. The DCI amp1 ifier uses the @; pulse as a reset 
pulse. The timing of the DCI circuitry is shown in Figure 27. 
in Figure 25. The -3 dB 
To prevent the DCI amplifier from seeing a large common mode signal 
(CCD G;,, series-pass transistors are used to isolate the amp1 ifier from the 
spl it electrodes. To keep the amp1 ifier outputs from drifting apart when the 
amp1 ifier is isolated, M7 and M23 (Figure 20) were added. When the reset 
pulse goes high, the outputs of each differential stage are shorted together, 
holding the outputs of the amplifier at the same bias point. When the reset 
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pulse is off and the DCI sample pu lse is high, the amplifier outputs settle 
to a new bias po int and the signal output of the amp1 ifier is the difference 
between this new bias point and vo ltage swing of the amp1 if ier. 
+ 
While the CCD @2 clock 1 ines are held low, the DCI amplifier is reset 
with the DC I reset pulse (a;). Also, the DCI sample pulse is off, isolating 
the @J: electrodes from the DC I amp1 if ier. Before the @i electrodes are allowed 
to float, the DCI sample pulse goes high, connecting the amplifier to the split 
electrodes. Next, the reset pulse goes low, and the amp1 ifier is ready to 
integrate the signal charge onto its feedback capacitors when the CCD q3, clock 
goes low. A photograph showing the CCD clocks is shown in Figure 28. The 
time the CCD q$ clock is floating is indicated by the arrows. 
The gain from the CCD f i 1 ter input to the DC I amp1 if ier output can 
be calculated from the input charge of the CCD filter 
Qin 
= CinVin f 
where C 
in 
is the input well capacity and 
V in 
is the input voltage, 
and the output charge 
Q out = N(&-) C. V In in ’ 
where N is the number of points in the transform (32). 
The factor of 8 arises when a non-dc input is assumed. Since 
Q out = c Vout out 
then 
Q 
V 
out 
16 cinvin 
z-z 
out c C , 
out out 
where C 
out 
is the feedback capacitor of the DCI amp1 ifier. 
47 
+ CCD g2 Floating 
Figure 28.-CCD clocks. 
Solving for Gout: 
16 c. v 
C 
In in 
out = V 
= 16 x 0.26 x 
out 
(+) = 4.16 pF($-) . 
out out 
To provide some gain to overcome the attenuation of the following 
ac-couple/de-restore circuitry and the output source-follower, a value of 
chosen for the feedback capacitor. Substituting this value into the 1 .4 pF was 
gain equa t ion yields 
in F 
V 
Gain = s = 
16 tin 16 x 0.26 pF 
= 
V C 1.4 pF = 3. in out 
A model for computer simulation of the DCI amplifier only is shown 
gure 29. This model was constructed to examine the characteristics of 
the amp1 if ier. The CCD split electrode has been modeled as an equivalent 
capacitor, and the on-resistance of the series-pass transistors has been cal- 
culated to be 160 fi, based on the physical size of the MOSFETs and the gate-to- 
source voltage. A model for calculating the CCD @? capacitance is shown in 
Figure 30. The values of the capacitors for two filters in parallel are: 
Depletion capacitance 
Oxide capac i tance 
First poly-to-moat and 
metal-to-substrate 
C 
dep 
= 4.6 pF 
cox 
= 41.4 pF 
C, = 5.38 pF 
Overlap of CCD @, C2 = 19.2 pF 
Overlap to CCD$, C3 = 19.2 pF . 
These capacitances can be combined into one equivalent capacitor for gain 
calculations. 
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The predicted open loop characteristics of the DCI amp1 if ier are shown 
in Figure 31. From this figure the following parameters can be calculated: 
Crossover frequency 17 MHz 
Feedback ga in l/32 
Gain-bandwidth product 550 MHz 
Phase margin 
The predicted closed loop frequency 
Figure 32, and the -3 dB frequency 
2. Experimental Results 
Experimental results have 
65". 
response of the DCI amplifiers is shown in 
s seen to be 25 MHz. 
been obtained for the input amp1 if iers 
using the test setup shown in Figure 33. A pu 1 se generator was used as the 
inputs to the amp1 if iers, and attenuators were used to obtain low-level 
signals. Because there are two input amplifiers, the inverting inputs 
and the noninverting inputs were connected to allow testing of both amp1 i- 
f iers. The input signal and the inputs of the amp1 ifiers were connected 
through the connection box in a number of ways, depending on the test performed. 
Because the output signal of the amplifiers has a large dc component, an ac- 
coup 
that 
seen 
reco r 
e/de-restore circuit was used. Finally, the output signal was sampled so 
a digital voltmeter could be used to record the test results. As can be 
in Figure 33, both the input signals and all the output signals were 
ded through the same ac-couple/de-restore and sample-and-hold circuit. 
The results of the amp1 ifier tests are shown in Figures 34 - 36. 
Figure 34 shows the single-ended transfer characteristics of the amp1 ifier. 
The single-ended gain is approximately 3 
0.4 V input. Figure 35 is a plot of the 
common mode input signal. The different 
Figure 36. 
, and output is 1 inear up to about 
response of the amplifier to a 
ial mode characteristics are shown in 
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Some photographs of the input amplifier in operation are shown in 
Figures 37 and 38. Figure 37 shows the single-ended output of the amp1 ifier 
with a ramp input. Figure 38 shows two photographs of the input amp1 if ier. 
In the top photograph the input and output signals of the amp1 ifier are shown, 
and again the gain can be measured to be approximately 3. The bottom photo- 
graph is better for determining gain and linearity. The horizontal axis has 
been calibrated so that it corresponds to the differential input voltage. The 
vertical axis is the single-ended output of the amp1 ifier. BY comparing the 
amp1 ifier output to the ideal straight-line output which has been superimposed, 
one can see the output becomes very non1 inear above 0.6 V input. The open-loop 
transient characteristics of the DCI amplifier are shown in Figure 39. The 
top photograph shows the open-loop dc transfer curve, and the bottom photo- 
graph shows the open-loop step response. The rise time is about I.6 p.s. 
D. Multiplyinq Digital-to-Analog Converters (MDACS) 
Four multiplying D/A converters (MDACS) are on the CZT IC. These perform 
the pre- and post-multipliers of the CZT algorithm. They also perform multi- 
pl ication by the reference for the correlation and filtering configurations. 
Each MDAC output is an analog signal whose value is proport ional to the product 
of an analog input signal and a digital word. For the CZT pre- and post- 
mu1 tip1 ications, the required chirp signals are stored digitally on chip in a 
ROM. For multiplication by a reference, the digital signal must be supplied 
external ly. 
1 . Des i gn 
Each MDAC consists of an input sample-and-hold circuit, ROM sense 
and MDAC drive circuitry, a capacitor array and an output buffer. A photo- 
graph of two MDACs is shown in Figure 40. 
The MDAC minus the sample-and-hold and ROM sense/MDAC circuitry is 
shown in Figure 41 with W/L and capacitor values indicated. This circuit 
59 
Figure 37.-Single-Ended Response of Differential Amplifier to Ramp Input, 
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performs a full four-quadrant multipl ication using a capacitor divider network. 
For noninverting operation; a sampled input signal is applied to the V+ 1 ine, 
and a reference voltage is appl ied to the V- 1 ine. During the initial portion 
of each clock cycle, the common output node (Vout) of the capacitor array is 
clamped to Vref through Ml50 by @I~ (refer to Figure 44). Also, the switching 
signals vi are high, and vi are low. (The vi and vi waveforms are nonoverlapping 
complementary waveforms.) This connects the largest capacitor to the signal V+ 
and al 1 other capacitors to the reference V- through the switching transistors 
M205 through M275. Next, GD goes low, leaving the common node floating. A 
complementary pulse to dD my) is capacitively coupled to the common node by 
Ml51 to reduce the level translation of Vout when Ml50 is turned off. Next, 
.the v and v 
. th 
i 
i signals corresponding to “1”s at the I bits, bi, of the 
digital word are inverted, causing capacitors Ci to be switched from one input 
1 ine to the other through the M2i6s. The yi and vi corresponding to Bi = “0” 
remain unchanged. The result of switching capacitor Ci from one input line 
to the other is that the common node voltage, Vout, is changed by an amount 
2 (v+ - V-)[(Co/2i x bi)/(2Co + C 
stray)’ ’ 
This change has a positive sign for 
i = 1 to 7 and a negative sign for i = 0, since b 
0 
is the sign bit. The 
resulting output, Vout, for multiplication by an arbitrary digital word is 
given by superposition to be 
C 
V 
out = 
V 
ref +(v+ - V-)(2c + ; ) x C-b0 
+ ; bi 2-i] . 
0 stray i=l 
Two’s complement coding is used for the digital word. 
The output voltage Vout of the MDAC is equal to the product of the 
s ignal vol tage (V+ - V ) and the digital input word times the attenuation 
factor Co/(2Co + C -1. stray 
For C 
stray 
= 0, the maximum possible gain is 9. 
The actual stray capacitance was calculated to be 5 pF, making the gain to the 
common node Vout = 10.56/(2 x 10.56 + 5) = 0.4. The capacitor array was formed 
65 
by using first polysilicon to second polysilicon capacitance. First poly- 
silicon was used as the output node, and the major source of the stray capaci- 
tance is from the first polysilicon to the substrate. To control the capaci- 
tance ratios in the capacitor divider network, the larger capacitors were 
formed as binary mu1 tiples of a smaller capacitor. Capacitor C4 is a 
51 urn x 51 urn (2 mil x 2 mil) poly-poly capacitor with a value of about 0.66 pF. 
Capac i tor C 
3 
is obtained by tying two 51 urn x 51 pm poly-poly capacitors 
together so that C3 = 2C4 = 1.32 pF. The three larger capacitors are formed 
by tying 51 urn x 51 pm capacitors together (C2 = 4C4, Cl = 8C4, Co = 16~4). 
In this way, the correct capacitor ratios are obtained without maintaining 
perfect control of the absolute capacitance. The capacitors C 5’ $5’ and c7 
are formed by smaller poly-poly areas, since a small error in their value will 
not significantly affect the output accuracy. An attempt was made in layout to 
keep all 51 urn x 51 pm capacitors identical by placing dummy first poly around 
certain parts of the array to maintain identical first poly edges. The V+ and 
V- inputs required for the MDAC are suppl ied by the buffered sample-and-hold 
circuit shown in Figure 42. The V+ and V- outputs are from identical stages 
so that the circuit can be used in either an inverting or a noninverting mode. 
For noninverting operation, the signal voltage is applied to the + input, and 
a reference voltage corresponding to the dc value of the signal voltage is 
applied to the - input. The signal is buffered by the first sauce-follower 
(MlOl, M102, M103) and is sampled by the input sample-and-hold pulse through 
M104. The holding capacitor consists of a 2 pF first polysilicon to second 
polysilicon capacitor and the gate capacitance of Ml07 for a total of about 
5.3 PF. The sampled signal is buffered by a second source-follower (Ml05, M106, 
M107) before being appl ied to the MDAC. This second source-follower was 
designed to drive the capacitive load of the MDAC at clock frequencies of up 
to 2.5 MHz. This accounts for the large device size of M107. $, is a pulse 
approximately complementary to the input sample-and-hold pulse. It is appl ied 
to the gated capacitor Ml14 to reduce the nonlinear level translation occurring 
when Ml04 is turned off. Dual series current sources are used in the source- 
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followers to decrease the effect of h. (the channel length modulation parameter) 
on the gain. The gates of the current sources are fed by the voltage division 
stage consisting of M108, Ml09, and MllO. The gain of each source-follower 
is 0.9, making the gain of the entire buffered sample-and-hold circuit 0.81. 
The switch 
MDAC drive circuitry 
circuits. @ 
B 
and @ 
C 
ing signa 
shown in 
are camp 1 
s vi and v 
i 
are suppl ied by the ROM sense and 
Figure 43. Each MDAC contains eight of these 
ementary nonoverlapping clocks. $I 
B 
comes up 
during the first portion of each clock cycle, pulling vi up (if it is not already 
up), and charging the gates of M201 and M204 to the value of the ROM (or exter- 
nal word) output voltage. This voltage will be high if bi = “1” and low if 
b 
i 
= IQ” . Ifb =“I” 
i , 
the gate of M201 will be high and vi will fall with 
@B. 
Then Gc comes up, pul 1 ing vi up since the gate of M204 is high. Ml14 is 
a gated capacitor that bootstraps the gate voltage of M204 high enough to 
allow V i to reach the full vol tage of d 
C 
. At the end of the clock cycle, vi 
falls with d,. If b = “0” 
i f 
the gate of M201 will be low, and vi remains high 
when aB falls. Since the gate of M204 is uncharged, vi does not come up with 
pl icat 
The v, 
the V 
+ 
put is 
ion by 0.5 are il lustrated in Figure 44. The digital word 
and VI pulses switch the bottom plate of capacitor C, from 
1 ine (Figure 41) to accompl ish the multipl ication by 0.5. 
valid while Gc is up after the signal has settled. 
The switching waveforms and typical signal waveforms for a multi- 
is 01000000. 
the V- 1 ine to 
The MDAC out- 
The only dc power consumed by the ent i re MDAC is in the 
followers and the voltage divider of the buffered sample-and-hold 
in the output buffer of the MDAC. The total dc power consumed by 
in one MDAC is 40 mW. 
four source- 
stage and 
these stages 
The total attenuation of the signal from the buffered input to the 
buffered output is 0.3. This is the result of transmission through three 
source-followers with gains of 0.9 each, and the MDAC capacitor array with a 
gain of 0.4. 
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70 Figure 44.-Typical MDAC Operation (Multiplication by 0.5). 
2. Exper imental Resu 1 ts 
Figure 45 is a plot of the transfer curve for each side of the input 
sample-and-hold of Figure 42. The gain is 0.84, and the nonlinearity is very low 
(< 0.2% of input span). The input sample-and-hold circuitry functions properly 
for inputs of 1 to 7 V. 
The MDACs were evaluated using the test setup shown in Figure 46. 
The MDAC was tested with both an external digital signal and chirps stored in 
internal ROM. 
The evaluation of the MDAC using the sine chirp of the ROM is shown 
in Figure 47 and Table II. Figure 47 shows the response of the MDAC to a dc 
input and the sine chirp. Table II shows the word number, its binary code, 
and the analog value of the binary code for the sine chirp. The MDAC output 
voltages were normalized and compared to the analog representation of the code 
stored in the ROM. 
The errors were found to be not more than + 0.25 least significant 
bit (LSB), or one part in 512. Since the ROM is accurate to within f 0.5 LSB, 
the worst-case error from the MDAC should be + 0.75 LSB. 
The MDAC was also tested using external digital words, and the 
relative accuracy is plotted in Figure 48. The differential non1 inearity was 
measured to be 0.25 LSB. Other parameters measured on the MDA‘Cs using external 
digital words were digital feedthrough , analog feedthrough, analog non1 inearity, 
and analog differential non1 inearity. The results of these tests are summarized 
in Table III. 
E. Read-Only Memory (ROM) and ROM Address 
1 . Read-On 1 y Memory 
The on-chip ROM that supplies the cosine and sine chirp signals to 
the MDACs is illustrated in Figure 49. Two ROMs 1 i ke the one shown are on the 
71 
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(v+ - v-) -e 0. 
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TABLE 11 
MDAC ERROR 
Word 
Number 
0 00000000 0.0000 0.0000 0 
1' 00001100 0,094s 0.0951 0.077 
2 00110001 0.3858 o-.3870 0.154 
3 01100010 0.7717 0.7725 0.103 
4 01111111 1.0000 1.0000 0.000 
5 01010001 0.6378 0.6388 0.128 
6 11001111 -0.3858 -0.3843 0.192 
7 10000010 -0.9921 -0.9933 0.154 
8 00000000 0 o.ooog 0.115 
9 01111110 0.9921 0.9920 0.013 
10 11001111 -0.3858 -0.3844 0.179 
11 10101111 -0.6378 -0.6373 0.064 
12 01111111 1.0000 1.0004 0.051 
13 10011110 -0.7717 -0.7715 0.026 
14 00110001 0.3858 0.3872 0.179 
15 11110100 -0.0945 -0.0938 0.090 
16 00000000 0.0000 -0.0002 0.026 
Binary 
Code 
Analog MDAC 
Value output<: Error+ 
"Normalized 
-7 Fraction of LSB 
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TABLE III 
MDAC CHARACTER I ST I CS 
Analog Non1 inearity (1) 
Analog Feedthrough (2) 
Analog Differential Non1 inearity 
(3) 
'(4) Digital Feedthrough 
0.2% of input span 
< 0.5 mV at 100 kHz 
+ 0.25 LSB 
+ 1.25 mV 
input. (1) Measured by holding dig ital input constant and varying the analog 
(2) Variable analog input with digital word programmed for zero gain. 
(3) Maximum deviation of any bit size from theoretical value of 1 LSB. 
(4) Variable digital word with analog input held at zero. 
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IC. One supplies the cos chirp and the other supplies the sine chirp. The 
outputs bi are attached to the ROM sense circuit of Figure 43. These outputs 
can come from an external digital input by holding the external select line 
high and the internal select 1 ine low. To use the internal ROM, the internal 
select line is held high and the external select line is held low (to reduce 
capacitive loading of the ROM). There is actually a second set of internal/ 
external select switches and outputs b i on chip. Each set feeds a pair of MDACs. 
A photograph of the ROM is shown in Figure 50. It occupies an area of 0.62 mm2 
(35.5 x 27 mi12). 
The ROM shown consists of 17 eight-bit words. One word consists of 
a horizontal row of eight possible transistors in Figure 49. A bit is coded as 
a “0” or a “1” by the presence or absence, respectively, of a transistor. The 
ROM address 1 ines a. are fed by a 17-stage up/down ring counter. The ROM is 
J 
addressed in an up/down manner since the 32-point chirp is symmetrical about 
the seventeenth point. Each word, j , I s addressed sequentially by pulling the 
appropriate address line to a high voltage. Al 1 other address 1 ines are held 
low. a1 pulls the output lines bi high, and when @1 falls, the output bi 
will fal 1 if there is a transistor in bit i of word j. If there is no tran- 
sistor there, bi will remain high. For example, if word two (1 ine a2) is 
addressed in Figure 49, outputs b. and bl will be low I’O,” and outputs b2 and 
b7 wil 1 be high “1”. To illustrate the ROM timing, refer to Figure 44. 
The appropriate address 1 ine, a., comes up and down with @D so that 
J 
aj 
is high when @1 falls. The ROM output is valid only after til has fallen. 
The fact that all ROM outputs are high when a1 is high insures that ~204 of 
the ROM sense circuit will discharge the gate of ~206 of Figure 41 once each 
cycle so that no excess charge can build up on this node. 
A plot of the sine chirp coded in the ROM is shown in Figure 51. 
This plot can be compared to the photograph in Figure 47. 
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Word Number 
Figure 5L-Analog Representation of Sine Chirp Coded into ROM. 
- 
2. Up/Down Ring Counter (ROM Address) 
The ROM address lines a0 - a 
17 
are fed by a 17-stage shift register 
that has the abil ity to reverse the shifting direction. A three-stage version 
of this circuitry is shown in Figure 52. Each basic shift register stage (one 
bit) is outlined in Figure 52. til and G2 are the nonoverlapping two phase 
c1ock.s input to the IC. The basic shift register consists of two dynamic 
inverters with transmission gates, and its operation depends on charge storage. 
The operation of shift register 0 (SRO) of Figure 52 is illustrated in Figure 
53. When o1 comes up, the 0.2 pF capacitor on node 2101 is charged to the 
level of the input to SRO through M2100. Al so, the 1 pF capacitor on the first 
inverter output node 2102 is charged to a high voltage through M2102. When 
@I falls, node 2102 will discharge through M2101 if node 2101 is high; other- 
wise, node 2102 remains high. Thus, node 2102 is the inverse of the input to 
SRO. Next, G2 comes up, turning on ~2103. If node 2102 is high, the charge on 
the 1 pF capacitor will divide between itself and the 0.2 pF capacitor on node 
2103, and the voltage on node 2103 will be [l pF/(l pF + 0.2 pF)] vo, where 
v. was the voltage on node 2 102 before ti2 turned M2 103 on. If node 2102 is 
low when @, comes up, any charge on node 2103 will discharge through M2101, 
L 
since the gate of 
output capacitor 
d2 falls, node 2 
through M2104 if 
~2103 is off, al 
2104. Thus, the 
one clock cycle. 
this transistor must be high. o2 also charges the 1 pF 
on the second inverter output node 2104 through M2lO5. When 
04 will remain high if node 2103 is low or will discharge 
node 2103 is high. Node 2103 is now isolated from 2102, since 
owing node 2102 to change without affecting the output node 
voltage at the output of SRO is that of the input delayed by 
To address the ROM properly, the shift register must shift one “1” 
back and forth across its 17 stages. This requires circuitry to detect the 
“1” when it reaches each end of the shift register and to reverse the transfer 
direction. It also requires circuitry to insure that only one stage of the 
sh ift reg ster contain a “1 ,‘I and that the other sixteen stages contain “0”s. 
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Figure 53,-Typical Shift Register Operation (SRO). Capacitive coupl ing. time delays, 
and MOSFET thresholds ignored. Previous SRO inputs have been “0”s. 
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The shift register must also have circuitry to synchronize it with an external 
pulse. 
The direction of transfer is determined by the state of the static 
S-R flip-flop FFl. With flip-flop output node 2182 high and node 2183 low, the 
feed-forward transmission gates M2lO7, M2106, and M2116 are on, and the feedback 
transmission gates M2l27, M2126, and M2ll7 are off. The output of each stage 
of the shift register is electrically connected to the input of the next stage, 
and transfer is in the forward direction. When the “1” reaches the final stage 
of the shift register, transistor M2128 will be on and the reset node 2180 
will come up and down with c$~. This causes the flip-flop to change state, 
and the feed-forward transistors are turned off while the feedback transistors 
are turned on. Each stage’s output is now electrically connected to the pre- 
vious stage’s input. Node 2111 rises to a high voltage, since it is now 
connected to node 2 124. The “1” appears next at the output of the next-to-last 
stage (SR 1 in this example). “0”s are loaded into the last stage by M2l27, 
which is tied to ground. Transfer continues in the reverse direction until 
the “1” reaches the output of the first stage. Then when c$~ comes up, ~2108 is 
on and the set node 2181 comes up and down, causing the flip-flop to change 
stage again. The feed-forward transistors are now on, and the feedback tran- 
sistors are off. The “1” next appears at the output of the second stage. “Oils 
are loaded into the first stage by M2lO7, which is connected to ground. 
To insure that the shift register contains only one “1,” two cases 
must be considered. The first case is that when power is supplied to the 
circuit, the shift register contains one or more “1”s. In this case, the out- 
put of the first stage of the shift register will eventually be high. When 
this occurs, ~2108 will be on, and node 2181 will come up and down with c$~. 
This sets the inputs to each stage of the shift register low through M2109 
and M2129, except for the second stage, which is set high by M2119. At the 
end of this clock cycle only the second shift register contains a “1,” and 
transfer is in the forward direct ion. 
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The second case is that when power is supplied to the circuit, the 
shift register contains all “0”s. In this case, a 17-input dynamic NOR cir- 
cuit sets the first stage to “1 .‘I The NOR circuit consists of transistors 
M2130 - M2133, in Figure 52, Node 2130 is pulled high with Gl. If the input 
to any stage is high, node 2130 falls with c$~, since at least one of the tran- 
sistors M2l3O - M2132 is on. If the inputs to al 1 stages are low, then all 
transistors M2l3O - M2132 are off, and node 2130 will remain high. This leaves 
M2134 on. Node 2131 will then come up and down with G2. This discharges node 
2103 through M2135 so that when c$~ falls, the output of the first stage, node 
2104, will remain high or “1 .‘I After this occurs, the shift register contains 
a “1 f II and node 2131 should never come up again. Node 2130, however, will 
rise and fall with til every clock cycle. 
Three transistors, M2138, M2139, and M2191, are added to the circuit 
of Figure 52 to synchronize the counter with a sync pulse (M2119 is also only 
necessary for synchronization). The sync pulse is derived from another circuit. 
When it occurs, it comes up with til and down with the rising edge of G2. The 
set node 2181 is pulled up with a,, since ~2138 is on. This resets the inputs 
of all stages except the second low through M2109 and M2129. The second stage 
input is set high by M2119. Also, node 2103 is discharged by M2139 so that 
M2104 will not sink current from node 2111 to ground. The sync pulse is also 
applied to the gate of M2191 to make sure that the flip-flop comes up in the 
forward transfer state (node 2182 high). This transistor is necessary because 
it is possible for the reset pulse to occur when a “1” is in the last stage, 
in which case the reset line 2180 would also come up-and down with G1. Since 
the sync pulse remains high after til is low again, the flip-flop will be set 
in the proper stage, At the end of the clock cycle, the output of the second 
stage wi 11 be “1 ,I’ and the shift register will be transferring in the forward 
direction. (M2191 is necessary only to guarantee synchronization after the 
first sync pulse. This is not required here. If M2191 were removed, synchroni- 
zation would be guaranteed after the second sync pulse.) 
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The shift register outputs go to the gates of transistors M2150 - 
~2152, which allow @D to pu 11 up the ROM address 1 i ne attached to the trans is- 
tor whose gate is high. The depletion devices (M2160 - ~2162) are attached to 
the ROM address 1 ines to keep capacitive coupl-ing in the ROM from pulling the 
other address 1 ines up. The dep letion device on the address line that is high 
wi 11 sink 0.6 mA of current from 
@D. 
The aD driver is able to supply this 
current with very 1 ittle drop in output voltage. The output pulse is illus- 
trated in Figure 53. Figure 54 il lustrates the counter in normal operation 
( i.e., one “1” bit, counter synchronized to sync pulse 3004 if it exists). 
It shows the first and last shift register outputs, the first and last ROM 
outputs, the relationship to the sync pulse, and the S-R flip-flop inputs and 
outputs. The f ip-flop FFl consists of a pair of static inverters with boot- 
strapped loads. ~2187 and ~2188 keep the gates of ~2185 and ~2186 from falling 
below a thresh0 1 d below VDD. M2189 and M2190 are gated capacitors that boot- 
strap the gates of ~2185 or ~2186 when the output 2182 or 2183 starts to come 
up. This turns the load devices on hard, decreasing the rise time and allow- 
ing the output voltage to reach V 
DD’ 
The set and reset transistors M2183 and 
~2182 are in parallel with the driver devices ~2184 and ~2181. 
A photograph of the up/down counter is shown in Figure 55. Its 
area is approximately 0.75 mm2 (40 x 29 mi12). 
3. Synchronization 
To operate two or more ICs together, the up/down counters must be 
synchronized to each other. It is required that the counter of an IC be 180” 
out of phase with the counter it is synchronized to. One cycle of the chirp 
z-transform algorithm consists of 64 clock cycles. Therefore, when two ICS 
are operated together, one should be on count 32 (t 
32 
) when the other is on 
count 0 (to). 
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Figure 54.-Up/Down Counter Waveforms - Normal Operation (Sychronized to 3004). 
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In order to obtain this synchronization, each counter must have an 
external sync pulse output to provide a pulse to the other IC, and a sync 
pulse input to accept a pulse for synchronization to another IC. The output 
sync pulse is a square wave. The sync pulse input circuit accepts the square 
wave output from another IC and converts this to an internal pulse (3004) 
with duration of less than one clock cycle to reset the counter and external 
sync pulse generation (refer to Figures 52 and 54). The relationship of the 
sync pulses for two synchronized chips is illustrated in Figure 56. Also 
shown is the relationship of the sync pulses to the flip-flop FFl (Figures 52 
and 54) output (2182) to the feed-forward transistors in the up/down counter. 
It can be seen that the up/down counters of the two ICs that have a period of 
32 clock cycles are in phase, and the sync pulse output of the second IC is 
180” out of phase with that of the first stage. The external sync pulse 
generator is shown in Figure 57. The circuit uses a set/rest flip-flop 
(identical to FFl in the up/down counter) and seven more transistors to imple- 
ment a toggle fl ip-flop that changes state each time a pulse appears on the 
set 1 ine 2181 to FFI. This occurs once every 32 clock cycles in normal 
operation. The basic RS f 1 ip-flop consists of the unmarked transistors in 
Figure 57. Figure 58 illustrates the circuit’s operation. Assume the output 
2282 is low and 2283 is high. Then node 2286 will be low and node 2287 will 
be high, since a2 wi 11 have turned M2289 and M2290 on and off . Node 2181 will 
come up and down with a1 every 32 clock cycles. With the fl ip-f lop in the 
above state, M2292 is on, and node 2281 will come up and down with the input 
node 2181. M2291 is off and node 2280 stays low. This causes the flip-flop 
to change state. The transistor M2293 is on during this process to keep node 
2280 from being pulled up by capacitive coupling to the flip-flop. M2294 is off. 
Now output 2282 is high and 2283 is low. When G2 comes up, node 2287 d is- 
charges through M2290, and node 2286 charges through M2289. The circuit is 
triggered during synchronization so that the output waveform at 2282 
is 180” out of phase with the sync pulse. The duration of the internal 
sync pulse (3004) is longer than that of 2181, so that sync is assured. The 
CZT CZT 
IC #l IC #2 
4 
1 
A 
c 
SY"C sync 
'"I v 
Out2 
Sync Sync 
out, ‘“2 
Sync In, 
Internal 
Sync Pulse, 
(3004, ) 
FFI Out, 
2182, 
Sync Out, 
Sync In2 
- - 
Internal 
Sync Pu I se2 
(3 004,) 1 1 
FFl Out2 
21822 I 1 
I 
Sync Out2 
- 
Clock Cycle 
Referred to IC #I 
t0 56 t32 t48 t~ 56 t32 t48 to 
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Referred to IC #2 t32 
t48 to 56 t32 t48 to 56 t32 
Figure 56.-Synchronization of Two CCD CZT ICS. 91 
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relationship of the internal sync pulse (3004) to the generated external sync 
pulse is shown i n Figure 58 during normal, operation. It is out of phase with 
node 2282. The actua 1 sync pulse generated for use off-chip comes from a 
driver that wil 1 be discussed later. The inputs to the driver are 2282 and 
2283, and the output waveform is that of node 2282 with slightly more rise and 
fall time delays. This driver is necessary to drive the larger capacitance 
associated with going off-chip. The output pulse is called T2. 
The circuit used to generate the short internal sync pulse from an 
appl ied external sync squarewave is called GEN30 and is shown in Figure 59. 
Figure 60 illustrates its operation. When the external sync input is low, 
node 3001 remains high after ti2 falls. Node 3002 comes up and down with r$, 
every clock cycle, and node 3003 is charged to a threshold below VDD. When 
the external input comes up (which will be with @, plus a small delay), the 
output node 3004 comes up immediately, since M3003 is on. The gate of M3005 is 
bootstrapped by M3008 so that 3004 reaches the full potential of the input. 
Node 3001 falls immediately with the input rising edge, leaving 3002 floating 
high. When @2 comes up again, node 3001 comes up, allowing 3002 to discharge 
rned on, turning off M3005 and pulling 
cannot come up again unti 1 M3004 charges 
il after the input external pulse falls. 
ith a duration of about 2 clock cycle 
through M3003. M3006 and M3007 are tu 
the output node 3004 down. The output 
node 3003 h igh. This cannot occur unt 
In this way, GEN30 generates a pulse w 
each time the external input comes up. 
Figure 6, is a photograph of the sync outputs of two CZT ICs 
operating together. The sync output of one IC is fed into the sync input of 
the ither. The sync output waveforms have a period 64 times that of the 10 kHz 
input clocks, I$, and @2, Note that the two sync outputs are 180” out of phase 
as in Figure 56. 
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Operating Together. 
F. Timing Circuitry 
1 . Clock Generators 
The derivation of the internal clocking pulses from the two-phase 
inputs a, and I$~ is illustrated in Figure 62. The 13 generators shown there 
use one or more of the circuits described below. 
The first circuit will be referred to as Gl and is illustrated in 
Figure 63. This circuit configuration is used to produce most of the clock 
pulses. It requires a pullup pulse (node 4000) and a nonoverlapping pulldown 
pulse (node 4001). Assume that a pulldown pulse has occurred and the output 
(4006) and all internal nodes are low except for node 4003, which is high. 
When the pullup pulse occurs at node 4000, nodes 4002 and 4004 closely track 
the input. Nodes 4005 and 4006 are slightly delayed because 4003 is still 
high, keeping ~4006 and ~4008 on. Since 4005 is held down and 4004 rises 
quickly, the gated capacitor M4010 is charged to a level of VDD - VT. When 
4002 has risen high enough to turn ~4002 on, pu 11 ing node 4003 down, ~4006 
and ~4008 are turned off. At this point nodes 4005 and 4006 begin rising 
rapidly, and node 4004 is bootstrapped by M4010 to a level 2 (Vo,, - VT). This 
increases the rise times and allows the output node 4006 to reach VDD. The 
time delays for the actual circuits used are typically 20 ns. The risetimes 
are typically 20 ns to 30 ns. When the pulldown pulse occurs at node 4001, 
node 4002 is pulled down, allowing 4003 to be pulled up while node 4004 is 
pulled down. Nodes 4005 and 4006 are then pulled down. The time delay before 
node 4006 starts down is typically 10 ns, and the fall time is typically 10 ns 
to 15 ns. The device sizes required for the Gl generator to produce 20 ns 
risetimes depend on the capacitive load it must drive. Typical designs set 
the W of M4009 in mils equal to the capacitive load in pF and the W of ~4008 
was set to 1 .5 times that of M4009. The values of the other transistors depend 
on internal node capacitance ratios. Therefore, each Gl driver required a 
custom design. 
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A special version of the Gl driver is required to allow the CCD 
electrodes to float. This driver, G2, is shown in Figure 64. The difference 
between 62 and Gl is that the gate of M4004 on G2 is tied to a third pulse, 
which comes up when it is desired to float the outputs. The 62 driver also 
has a second pair of output transistors so that one generator drives two of 
the four CCD outputs. A second G2 generator drives the other two. The VDD 
1 ine to the second G2 generator can be trimmed to adjust for offsets in the 
DC Is. 
The generator G3 shown in Figure 65 is a bootstrapped inverter circuit. 
The basic inverter consists of M4101 and ~4102. M4103 keeps the gate of ~4102 
from fal 1 ing below a threshold below VDD. M4104 is a gated capacitor which 
bootstraps the gate of t-14102 to a high voltage when the output node 4102 comes 
up. This speeds up the risetime by turning M4102 on hard. The generator G4 
is an inverter whose pullup transistor is not bootstrapped. It is shown in 
Figure 66. 
Figure 67 shows the generator G5. G5 produces a short pulse at node 
4204 from a longer trigger pulse at node 4200. Before the trigger pulse occurs, 
node 4002 is pulled up by a set pulse on node 4201. When 4200 comes up, the 
output 4204 comes up immediately, since ~4200 is on. The gate of M4200 is 
bootstrapped by ga te-dra in and gate-source capac i tance so that 4204 reaches the 
same potential as 4200. While the trigger pulse is up, a pulldown pulse occurs 
on node 4203, turning off t&200 and pull ing the output down. 
Figure 68 shows the simple G6 generator. A pullup pulse and a pull- 
down pulse are required. The output is designed to have a maximum voltage of 
V 
DD - ‘T’ 
The connect ions of the generators Gl - G6 used to produce the internal 
timing pulses is shown in Figure 69. The approximate capacitive load of each 
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driver as calculated from the bar layout is indicated. The node numbers corres- 
pond to the names given each set of generators and to the SPICE model ing per- 
f o rmed . Many clock waveforms required series connections of Gl drivers to 
generate propagation delays critical to the chip timing. Figure 70 shows the 
resulting internal timing pulses as predicted by the computer simulation pro- 
gram, SPICE, for a clock period of 400 ns (2.5 MHz operation). 
2. Experimental Results 
Figure 71 
probe. F 
Photographs of some of the actual clock waveforms are shown in 
through 73. These pulses were monitored on-chip with an external 
igure 71 shows the leading edge of @B and its pullup pulse @,. The 
@B leading edge is delayed from the @, leading edge through two Gl drivers, as 
seen in Figure 69(a). The actual delay as seen in Figure 71(a) is about 60 ns. 
The risetime is 20 ns. The delay predicted by computer simulation was 55 ns, 
and the predicted risetime was 20 ns, as shown in Figure 70. Figure 71 (b) shows 
the trai 1 ing edge of @B and its pulldown pulse a2. No delay is added to the 
tiB trail ing edge. The actual trailing edge delay is 30 ns, and the fall time 
is 15 ns. The predicted delay was 10 ns, and the predicted fall time was 15 ns, 
as shown in Figure 70. These results show close agreement between the com- 
puter simulations and the actual generator outputs. The oB and GC. waveforms 
were designed to be complementary and nonoverlapping. Figure 72 i 1 lustrates 
the success of the design of these clocks. oc is generated using the same 
dual Gl driver configuration as @D with the pullup and pul ldown pulses inter- 
changed. Note thatsoB and Gc are never high at the same time, and their lead- 
ing and trail ing edges do not overlap each other. Figure 72 may be compared to 
the computer-simulated timing of Figure 70. 
A photograph of two of the larger clock generators (CCD I#$) is shown 
in Figure 73. These are G2 drivers as in Figure 64. It measures 1.75 x 0.4 mm2 
(69 x 16 mi12). 
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G. Experimental Resul ts 
Evaluation of the CZT IC has been confined to obtaining power density 
spectra of real inputs using the system shown in Figure 74. This system requires 
only two MOS level clocks, voltage bias for the various circuits, and the 
squaring function. Figures 75 through 79 are photographs showing the operation 
of the CZT IC. Figure 75 shows the operation of the IC with 10 kHz clocks 
and no postmul tip1 ication. The upper photograph shows the response of the 
MDACs to a dc input and the internal ROM. The bottom photograph shows the 
response of the IC to a 1.8 kHz sinusoid. The output shows the envelope of the 
real and imaginary outputs, since the input is not synchronized to the chip 
clocks. Similar operation of the IC is shown in Figure 76 with 1 MHz clocks. 
The input signal is a 440 kHz sinusoid with a dc offset. Figure 76 also il lus- 
trates a problem with the tapweights of the filters. The CCD tapweights were 
erroneously shifted one bit, causing the 32nd bit to appear as the first bit, 
while the first bit shifts to the second bit, and so on. This will affect 
only spectral power density analysis in that the output sequence is rotated. 
It will also affect function implementations requiring postmultiplications. 
To perform postmultipl ications, a second chip will be required whose timing 
is delayed by one clock period. This error can easi ly be corrected with photo- 
Figure 77 shows the power densi t y spectra for three different sinusoidal 
inputs with a dc offset. The output is observed to be delayed as the input 
frequency increases from 625 Hz to 4 0 kHz. Similar operation is shown in 
Figure 81 with 1 MHz clocks and the nput varying from 125 kHz to 375 kHz. 
The apparent sidelobes are caused by the limited bandwidth and inaccuracies of 
mask changes. 
the squaring devices. The response of the CCD CZT IC to a 312.5 Hz and a 
625 Hz square wave input is shown in Figure 79. The output can be seen to 
decrease as l/n2 ( h w ere n is the harmonic index). 
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Figure 76.-Operation of CCD CZT IC with 1 MHz clocks. 
117 
Fi 
L I I I I 
0 lo25 205 3.75 5,o 
I I I I I 
0 1025 2.5 3.75 5.0 
FREQUENCY KHZ 
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Figure 79,-Response of CCD CZT IC to Square-Wave Inputs (10 kHz Clock Frequency). 
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H. Appl ications 
The most straightforward appl 
obtain power density spectra using 
icat ion of the 32-point CCD CZT IC is to 
the block diagram of Figure 74. 
With a few external components, a complex input/output CZT can be per- 
formed with one chip as shown in Figure 80. The externa 1 components are 
necessary to disable the inputs when a postmultiply operation is needed for 
the true CZT. Because of this blanking, the system in Figure 80 has only a 50% 
input/output duty cycle. To obtain a 100% input/output duty cycle CZT, two 
chips are needed as shown in Figure 81. This configuration does not require 
the external circuitry of Figure 80. 
The realization of a 16-point correlator using two CZT ICs is shown in 
Figure 82. This correlator convolves the real input signal with an impulse 
response h (t). True correlation is obtained, since the pulse T1 can blank the 
CCD input when required. 
Another application (not shown) is the realization of a 16-point pro- 
grammable transversal f i 1 ter. This realization would require eight CZT ICs 
arranged as four correlators of the type shown in Figure 82. T1 and T2 wi 1 1 
provide synchronization between the chips. These correlators would have the 
inputs tied together and their outputs summed. 
These are only a few of the many applications the general-purpose CZT IC 
can perform, but they demonstrate its tremendous computational power. 
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SECTION III 
64-POINT CCD ANALOG/ANALOG CORRELATOR 
A. Des iqn 
The convolver is organized according to the block diagram of Figure 83. 
Two 64-stage CCDs shift charge in opposite directions. At each stage non- 
destructive outputs are obtained using floating gate amplifiers. Signals are 
buffered, and corresponding outputs from each stage are passed to analog 
mu1 tip1 iers. The outputs of the multipliers are summed to complete the function. 
Feedback linearization from the first buffer output is provided to remove cir- 
cuit nonlinearities. 
Parallel outputs are obtained using floating gates, as in Figure 84. A 
floating first poly electrode is placed underneath the phase-two clock. The 
floating gate is capacitively coupled to the CCD channel potential. The out- 
put voltage is attenuated approximately 50% due to parasitic capacitances, 
mostly capacitance to the phase-two clock. The f loating gates are periodica 
reset through small series FETs to a reference. 
1lY 
The analog multiplier is shown in Figure 85, together with the required 
buffers. Each buffer is biased by a FET current source. The multiplier it- 
self is a two-transistor circuit, which eliminates the effects of drain resistance 
non1 inearity, as shown below. The current in each of the multiplier FETs as a 
function of the terminal voltages is: 
Id2 
= B(V 
gs2 
- Vt - $Vds)vds + f(vds) 
(15) 
Id1 
= B(V 
gsl 
- Vt - hVds)Vds + f (‘ds) ’ 
where f (Vds) is the next higher order approximation for the current, which takes 
into account the transistor threshold voltage variation with substrate voltage. 
It is only a function of Vd and Vs. Subtracting the two currents we obtain: 
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Id2 - Id, = ‘(“gs2 - vgs,) “& , (16) 
since the drain and source voltages are identical for the two devices. Note 
that the drain non1 inearities, as well as the higher order terms, have cancelled. 
The residual nonlinearities that remain arise from variation in FET transcon- 
ductance with gate voltage and from buffer output impedance. 
A feedback linearization circuit has been incorporated into the input stage 
to control the dc voltage levels and eliminate nonlinearities in the CCD input 
to buffer output transfer function. It is shown in Figure 86. The input stage 
is identical to the other CCD stages and has its own floating gate output and 
buffer. Charge is input to the CCD stage through a FET, where the input signal 
is on the source (the input diode), and the feedback signal is on the gate (the 
feedback gate). As the charge fil 1s up the well in the CCD input stage, the 
floating gate senses it, and the voltage level of the feedback gate drops until 
it is a threshold above the voltage on its source. Thus, the relative input 
and buffer output voltage levels depend only on the characteristics of the input 
FET, and not on all the other adjustments required to make the device operate, 
such as the floating gate reference voltage. 
Note that the charge is metered into the input well in exactly the right 
amount to provide a linear output from the buffer, and the buffer nonlinearity 
caused by body effect and static loading becomes unimportant. 
B. Performance Limitations in Design 
1. Multiplier Nonlinearity 
There are two main sources of multiplier nonlinearity. The first 
is due to the variation in FET transconductance with gate voltage. It comes 
from carrier velocity saturation effects to a small degree, but mostly from the 
variation in surface mobility as a function of surface concentration. That 
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effect is not generally modelled on SPICE simulation programs accurately, and 
in any case, such simulation was not available to the designer when the device 
was made. The only guidelines available were to attempt to keep the FET gate 
voltages relative to threshold fairly small, such as 3 or 4 V. Distortion from 
this effect was estimated at a fraction of a percent for 1 V signals. 
The second major source of distort ion came from the fact that the 
multiplier FETs did not have a voltage source on their drains, but a FET buffer 
with a finite output impedance. This resistance allowed the output voltage to 
be modulated by the loading. This problem was reduced by the feedback lineariza- 
tion circuitry. The buffer of the input stage was loaded with two FETs, both 
with their gates at the reference, or zero voltage level. The effects of this 
“average” load were therefore el iminated. However , the buffer output voltage 
could still be modulated by changes in the loading that occurred whenever a 
signal was presented to the gate of the multiplier FET. This would cause an 
attenuated gate signal to appear at the drain. Whereas the desired output 
current is of the form: 
IO = ’ “g “d 
(17) 
“g=” -” 952 gsl * 
When Vd is modulated by V 
9’ 
Vd becomes 
Vd = Vd (1 - Bm ‘b vg) 3 
and the output becomes 
IO 
= BmVg Vd (1 - Bm Zb Vg) 
=Bm(V V 
g d 
- Bm Zb Vi Vd) . 
(18) 
(19) 
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The amount of quadratic distortion is 
D = Bm Zb = B 
A ‘rn 
v 
’ b gst(b) 
(20) 
where A is a factor that accounts for the increase in FET output impedance due 
to the capacitive source impedance at the gate: 
A = (Csource + ’ gPc source e (21) 
The amount of distortion can be decreased by making the buffers wide (low 
impedance) and the multiplier FETs high impedance. The dimensions used in the 
design were 7.2 mils wide x 0.3 long for the buffers versus 0.5 W x 2 mils long 
for the resistor FETs. The B-ratio was 96, resulting in calculated distortion 
of about a percent at 1 V signal levels with 500 uA buffer bias current. 
2. Offsets 
A severe performance limitation comes from the variations in offset 
voltages of the 64 buffers on each CCD. This adds a random offset term to each 
term of each mu1 tip1 ication, limiting filter coefficient definition, and thus 
filter stopband suppression. It was estimated that the offsets would be about 
30 mV rms, or about 30 dB below the 1 V signals. Assuming the offsets to be 
totally uncorrelated, the processing gain of 8 (square root of N) would drop 
the sidelobe levels to -48 dB. 
However , it was not expected that the offsets would be completely 
uncorrelated, though a design technique was used that helped that to occur. The 
buffer current sources were geometrically identical to the buffers themselves, 
so offsets in the current sources would tend to cancel those of the buffers. 
Since they were within 0.4 mil of each other, reasonable correlation was ex- 
pected between those two offsets. This correlation will reduce the magnitude of 
offsets and decrease the correlation between the offsets of adjacent buffers. 
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3. Input Stage Offsets and Nonlinearities 
There is still a residual nonlinearity left in the transfer function 
of the feedback linearized input stage. Since the output equilibrates at a 
threshold above the input, the nonlinearities in threshold voltage versus input 
level would be added to the signal. These were expected to be, however, on the 
order of only a few tenths of a percent. 
Further problems were expected from the input stage in terms of defining 
the absolute dc level of the output. The threshold voltage shift would have to 
be compensated at the input to bring the output to the desired level. This 
level would then have the temperature dependence of a FET threshold voltage. 
In this type of input stage the output voltage approaches the correct level 
asymptotically as l/T. Assuming that it will never really get there, there 
will be a frequency dependent offset at the buffer outputs. 
C. Measured Performance 
1. CCD Siqnal Capacity 
The output voltage swing available at the floating gate buffer out- 
puts was found to be significantly smaller than the design specified. Al though 
2 v 
PP 
had been desired, only about 0.8 V was generally measured. Severa 1 
PP 
factors were responsible for this severe problem. First, the CCD had been 
designed for 5 V implanted wells, but the measured change in threshold voltage 
was only 3.2 v. This would translate to about 2.7 V change in the CCD surface 
potential, or about 85% of the threshold change. 
The interlevel (between first and second poly) oxide thickness was 
reduced between the time the device was designed and the time it was processed. 
This increased the parasitic loading on the floating gate and decreased the 
signal gain. At the calculated gain of 50%, the floating-gate output would be 
1.36 v 
PP’ 
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The charge capacity of the phase-one well was smaller than the phase- 
two well that contained the floating gate, partly because the reduced interlevel 
oxide thickness increased the charge capacity of the phase-two well and partly 
because of design error. The charge capacity of the phase-one well was only 
about 80% of that of the well with the floating gate. That 20% reduction in 
output voltage swing would reduce the available voltage to 1.09 V. 
Finally, with a buffer gain of 0.8, the buffer output swing would be 
0.87 v 
PP’ 
which is in agreement with experiment. 
This limitation can be overcome in a future design, since it was 
imposed mostly by the two-phase structure and by the inappropriate sandwiching 
of the floating gate under another gate, which produced much attenuation of the 
signal. 
In general, the signal levels used were on the order of +/- l/3 V. 
The measured dynamic range, limited by signal size on the top end and noise on 
the bottom end, was 75 dB, using external BIFET opamp output amplifiers. In 
a future design with 1 V signal levels at each multiplier input, the dynamic 
range would be increased by 20 dB. 
2. Feedback Linearized Input Stage 
The feedback linearized input stage performed as designed. Figure 87(a) 
shows a triangle wave at the CCD input with the identical triangle wave offset 
by a threshold at the feedback gate output. The feedback gate waveform is a 
sampled data signal, and the reset portion of each cycle is evident in the 
photo. Note that this signal is about 1.9 V 
PP’ 
much larger than the CCD is 
capable of handling. This signal is permitted at the input stage by overfilling 
the well. The barely visible intermediate voltage waveform in the photo shows 
the.output voltage after charge transfer when the excess charge is left in the 
input stage, since all of it could not be transferred out. 
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Figure 87(a).-CCD Input Stage Feedback-Linearized Output. 
Figure 87(b).- CCD Serial Output vs Input. 
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The linearity of the transfer function from the CCD input diode to the 
serial output buffer, which should have the same waveforms as the feedback gate, 
was measured using a spectrum analyzer. The particular chip used had a smaller 
signal capacity than observed on chips from other slices. Output voltage signal 
swing was 0.6 v 
for CCD!? 
for CCDl (which drove the drain of the multiplier FETs) and 
0.7 vpp The spectrum analyzer outputs showed good linearity until the 
swing were reached. At that point the d istortion increased 
in the case of nearly empty wells, or due to a combination of 
flooding in the case of overfull or nearly full wells. 
limits of signal 
due to CTE loss 
CTE loss and CCD 
Figure 87(b) shows a photograph of the CCD input feedback gate wave- 
form, together with the waveform at the serial output buffer of the CCD. Note 
that the waveform is delayed by about 2.5 ms, consistent with the 25 kHz clocking 
frequency of the CCD, and that it saturates in the negative direction, showing 
the limited charge capacity of the CCD. Its output is about 0.8 V 
PP’ 
Figures 88(a) and 88(b) show CCDl output linearity with a 4 V and 
PP 
0.5 v 
PP 
signal swings, respectively. Distortion in the two cases was 0.2% and 
0.28%. Figures 89(a) and 89(b) h s ow CCD2 output linearity with 0.4 V and 
0.55 vpp signal swings. Distortion in the two cases was 0.27% and 1.;;. 
It is believed that performance of the input stage circuit was good, 
but signal swings were small enough to prohibit truly demanding tests. It is 
also believed that the circuit had enough problems in terms of defining dc 
levels, frequency dependent offsets, and the possibility of instability in some 
applications that its duplication in other circuits is not recommended. Other 
similar circuits will be discussed later. 
3. Mu1 tip1 ier Linearity 
The multipliers were tested using the circuit of Figure 90. The CCDs 
were disabled, and the buffer FETs were driven through the floating gate reset 
136 
Figure 88(a).-CCDI Serial Output Linearity 0.4 v 
PP 
Signal. 
Figure 88(b).-CCDI Serial Output Linearity 0.5 V 
PP 
Signal. 
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Figure 89(a).-CCD2 Serial Output Linearity 0.4 V 
PP 
Signal. 
Figure 89(b).-CCD2 Serial Output Linearity 0.55 V 
PP Signa1* 
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FETs from the floating gate reference. This circuit was placed inside the 
feedback loop of an opamp, which sampled the serial output of the CCD, to 
accomplish the feedback 1 inearized transfer function. Al 1 mu1 tip1 iers were 
tested in parallel. Note that this arrangement allowed the multiplier to be 
tested with larger signals than the CCD would deliver to this circuit. 
The multipliers were tested using a spectrum analyzer. The signal 
on the CCDI buffers (at the multiplier FET drains) was at 2 kHz, while the 
CCD2 buffers were given a 10 kHz sine wave. Figures 91 (a) and 91 (b) show the 
spectral output with 0.6 V and 2 V 
PP PP 
sine wave inputs on both terminals. In 
each case, 2 kHz and 10 kHz feedthroughs due to offsets can be seen. The largest 
distortion terms are at 18 and 22 kHz from the buffer output impedance effects. 
Distortion products at 6 and 14 kHz are due to a buffer distortion effect. 
At 0.3 V peak the measured multiplier distortion was about 0.3%, 
while at 1 V peak it measured about 1%. At the 1 V signal levels the multiplier 
reference FET gate voltage was increased to avoid putting the multiplier FETs 
in the saturation region of operation with the larger signals. 
4. Offsets 
The performance of the unit in terms of offset amplitudes was sur- 
prisingly good. Offsets of 30 mV 
PP 
across the entire chip were measured for 
CCDl. Initially, offsers were measured directly in the time domain. 300 mV 
impulses were sent through both CCDs, giving a correlation peak equal to full 
scale for a single multiplier. This is shown in Figure 92(a), where the correla- 
tion peak has an amplitude of 1 V out of the current differencing amplifiers. 
This waveform also shows the offsets both impulses measure as they shift along 
the chip. 
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Figure 91(a).-Multiplier Output V. = i-o.3 v in pk' 
Figure 91(b).-Multiplier Output Vin = +l VpkU 
141 
Figure 92(a).-Convolution of Two 300 mV Impulses 
(CCD2 Offsets)L 
200 
100 
mV/200 ps 
mV/200 ps 
Figure 92(b).-Convolution of Impulse with CCD Offsets 
(CCDl Offsets), 
142 
With impulses sent through only one of the CCDs the measured result 
would be an indication of the offsets of the opposite CCD tap. Figure 92 (b) 
shows on a 2X expanded scale the results of those measurements. The top trace 
shows the offsets of CCD2. The offsets are within 60 mV 
PP’ 
except for the two 
endpoints, which are offset outputs from the dummy multipliers at each end of 
the convolver. The bottom trace shows the offsets of CCDl. They are within 
30 mVpp. 
The offset performance of CCDl is better than that of CCD2 for two 
reasons. First, the CCDl output buffers must drive the drains of the multiplier 
FETs and therefore have a rather large geometry. The output buffers of CCD2 
must only drive FET multiplier gates and therefore were physically smaller by 
a factor of 4. Since offset variations would be expected to average out over 
area, the offsets of these smaller buffers should be twice as large as those of 
CCDl. 
The second reason that the offsets of the CCD2 terms were larger is 
that included in those offset terms is any threshold difference between the 
two mu1 tip1 ier FETs. While midway in area between the two buffer types, the 
corresponding multiplier FET pairs were not as physically close together, which 
would cause threshold variations to have a smaller degree of correlation between 
the two. 
Therefore it is logical that CCDl should have the better offset 
performance. 
Knowing the absolute limits on the offset voltages is not enough to 
describe them adequately, however. Even with a knowledge of the rms value of the 
offsets, it is not known how they would affect the performance of a filter. 
For example, until it is known what the correlation is between the different 
offsets. If it can be assumed that the offsets are uncorrelated, then their 
spectrum is white, and there is a processing gain of the square root of N in 
summing them together. 
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For this reason it is advantageous to make frequency domain measure- 
ments of the offset performance. Such measurements will also give results that 
have a much higher signal-to-noise ratio, since the offsets of all the multi- 
pliers are being combined. 
The offsets of CCDl were measured by clocking zeroes through it, 
while running CCD2 from the spectrum analyzer tracking generator. Full scale 
can also be defined by running a large amplitude dc level through CCDl, thus 
implementing a square wave impulse response, or a sin (x)/x frequency response. 
Figure 93(a) shows the resulting outputs with full scale defined as a 0.3 V 
square box response in CCDl . The CCD clocking frequency is 25 kHz. The top 
trace shows the sin (x)/x frequency response, while the bottom trace shows the 
response of the offsets alone. Except below 1 kHz, the response is 50 dB 
below full scale. The increased amplitude at low frequencies is due to very 
slow variations in offset across the length of the chip. Figure 93(b) shows 
the same response out to 10 kHz, and Figure 94(a) shows the same result out to 
25 kHz. The offset output is at a level of -50 dB out to the Nyquist frequency. 
Note that in Figure 94(a), there are strong offset components at the Nyquist 
frequency. This is due to the buffers being a mirror-image design: al ternate 
buffers are mirror images of each other, so that the two power supply buses can 
be shared. This mirror-image design should therefore be avoided in future imple- 
mentations. 
Figure 94(b) shows the same measurements applied to determining the 
offset performance of CCD2. Offsets are about 10 dB worse than for CCDl. 
Figures 95(a) and 95(b) show CCD2 output for full scale and offset output, 
respectively, out to the sampling frequency. 
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r 
.O dB 
Figure 93 (a).- CCDl Frequency Domain Offset Measurements 
(Low Pass Output to 2.5 kHz). 
-0 dB 
Figure 93(b).-CCDl Low Pass and Offset Error Outputs to lO,kHz 
(Offset Error Output). 
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-0 dB 
Figure 94(a).-CCDl Low Pass and Offset Error Outputs to 2.5 kHz. 
-0 dB 
Figure 94(b). - CCD2 Low Pass and Offset Error Outputs to 2.5 kHz, 
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-0 dB 
Figure 95(a).-CCD2 Low Pass Output to 25 kHz. 
-0 dB 
Figure 95(b).-CCD2 Offset Error output to 25 kHz. 
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5. Multiplier Scale Factor Matching 
Another measure of performance of the multiplier is the degree of 
matching of multiplier scale factors across the length of the chip. This match- 
ing was found to be within about plus or minus 1% over the entire chip. It 
was measured by sending an impulse through CCDl, with either plus or minus full 
scale in CCD2. The difference between these outputs is the multiplier scale 
factor. It was found that the scale factor changed very slowly, almost linearly 
across the chip, as if it were due to a very slow change in the oxide thickness 
in the multiplier FETs. Since the scale factor variations were spatially very 
slow, the test impulse was made four samples wide to increase the S/N ratio. 
Figure 96(a) shows the convolver output when the test impulse was convolved 
with either a plus or minus dc level. The up and down variations of the two 
outputs are due to offsets, while the difference in slopes is due to scale factor 
variations. Figure 96(b) shows the same type of measurement with the dc output 
levels subtracted out. The two outputs should now be superposed. The difference 
in slopes is seen to be very small. 
6. Evaluation 
There were several aspects of performance of this device that were 
interesting and important because they had not been tried before. The CCD 
feedback linearized input stage performed as expected and represents an important 
portion of the system. It also has the potential for use in a modified form in 
other CCD structures. 
The CCD floating gate output performed as designed, although in the 
future it is recommended that alternate layouts be used that do not attenuate 
the CCD signal as much. This attenuation, as well as other design and processing 
problems, limited the signal swings to about 0.8 V 
PP’ 
which was the worst 
limitation of the device. 
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Figure 96(a).-Multiplier Scale Factor Accuracy; 
Convolution of CCDl (Impulse of Four 
Samples) with CCD2 (Full Scale DC). 
Figure 96(b).- Multiplier Scale Factor Accuracy; 
Mu1 tip1 ier Scale Factor Error. 
The analog multiplier performed as expected, having about 1% distortion 
level with 1 V signals. The buffer and multiplier offset variations were 
significantly better than expected, and gave perhaps the most important find from 
this circuit: that it is possible to achieve low offset variations in this 
type of correlator, with sidelobe levels typically 60 dB below 1 V signals in 
a 64-stage device. 
Some sample outputs of the convolver in operation are shown in 
Figures 97(a) and 97(b). Figure 97(a) shows the convolution of two triangle 
waves, whose periods are very long compared to the 64 stages of convolution. 
The parabolic outputs are essentially the multiplication of the two triangle 
square waves. Again, the period of the signals is long compared to the convolu- 
tion length, with the result that most of the time the output is multiplying a 
dc level by itself, yielding a positive result. At the square wave transitions 
the transitions approach the center of the convolver from opposite sides; and 
the result becomes the multiplication of two out-of-phase square waves, yielding 
a negative result. 
D. Directions for Future Designs 
1. System Organization 
It is not felt that there are any advantages at this time to the 
organization wherein both signals are sent through CCDs. More preferable would 
be an organization where the impulse response is loaded onto an array of MOS 
capacitors , which would then drive the multiplier FET drain buffers. This has 
the advantage that a signal can be fed back after the buffer to the sample-and- 
hold circuitry, so that the offset term in the impulse response can be eliminated. 
It would also permit longer storage times of the impulse response. 
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Figure 97(a).-64-Point Convolution of Two Low-Frequency Triangle Waves. 
Figure 97(b).- 64-Point Convolution of Two Low-Frequency Square Waves. 
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2. CCD Design 
The design of the CCD will undoubtedly be quite different in future 
devices. The movement at TI to four-phase structures will change the ground- 
rules for design radically. The floating gate will probably become one of the 
four phases, guarded on one side from moving clocks by a shield gate. The use 
of four-phase CCDs will result in larger signal capacity, eliminating the small 
signal problem of this device. In any design it will be better not to cover the 
floating gate with another clock electrode. 
3. Input Stage Desiqn 
It is believed that the use of a 1 inearized input stage is mandatory. 
The type of circuit used here performed adequately, but it would be desirable 
to use a circuit that had no dc level shift from the input to the output, such 
as a potential equilibration CCD input with feedback. 
Care should be taken in the design of the input stage with respect 
to the loading on the output buffer. In this design a dummy stage was added with 
the gates of both multiplier FETs tied to the reference. This will introduce 
signals into the output sumning bus unless the thresholds of the dummy multiplier 
FETs are matched exactly. They will not be matched, so the FETs should have their 
outputs connected to a different output ground. 
4. Buffer Des iqn 
To control offsets, it is recommended that large geometry buffers be 
used. This is, of course, necessary in the case of the buffers that drive the 
drains of the multiplier FETs, but should be done also with the other buffers. 
The use of mirror-image geometries from stage-to-stage in the layout 
of the buffers is discouraged because it generates offset components at the 
Nyquist frequency. The buffers and their current sources should be of matching 
geometries and as physically close as possible, so that their offsets will match, 
which will tend to make them cancel. 
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5. Mu1 tip1 iers 
Several multiplier topologies are being investigated by various groups. 
They range from a single-transistor, time multiplexed arrangement to a four 
transistor bridge, which has higher linearity. Characteristics of each of 
these circuits are desirable, such as low offsets and high linearity, and the 
different possibilities should be investigated. 
E. &.ql ications and Summary 
1. m ications 
It is believed at this time that one of the stronger developing appli- 
cations for analog/analog correlators (AAC) is adaptive filtering. It is possible 
that the needed circuitry for updating tap weights could be placed on the chip, re- 
sulting in a device that needed very little external support and could operate with 
high accuracy and dynamic range. The adaptive filtering algorithm would eliminate 
the effects of multiplier offset and scale factor errors and automatically update 
the tap weights. In this application an AAC would be much simpler to use than 
an analog/binary correlator, making maximum use of the strengths of the AAC 
(monotonicity, dynamic range), while eliminating effects from its main drawback -- 
offsets. 
While adaptive filtering may be a strong single application, there 
are so many others that the analog/analog correlator should be considered a 
general -purpose part. 
2. Summa ry 
A 64-stage analog/analog correlator has been designed, built, and 
evaluated. Performance was found to be surprisingly good in spite of a major 
defect that reduced signal voltages by 10 dB from the design goals. The defect 
was in the design of the CCD floating gate outputs and limited signal swings 
to about 0.7 V 
PP. 
Even with those 1 imitations, dynamic range was measured at 
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75 dB, which means 95 dB will be achieved with the proper signal swings. When 
operated as a sin (x)/x lowpass filter, sidelobes due to multiplier offsets 
were 50 dB down from the in-band output. ,The -60 dB error sidelobes are there- 
fore expected with a corrected design. Multiplier errors were found to be less 
than 1% at the designed signal levels and less than 0.3% at the measured smaller 
levels. The correlator was only operated at low speeds (100 kHz max), where speed 
was entirely limited by the peripheral electronics. 
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SECTION IV 
CCD BINARY/ANALOG CORRELATOR 
A. Introduction 
Classification of multispectral image data is a complex data processing 
function for sate1 1 ites that is presently performed on the ground. The goal is 
to perform this pattern classif ication in the sate11 ite to reduce the data 
transmission rate required for the down 1 ink. 
CCD binary/analog correlators provide a hardware implementation of the 
matrix multiplication function which is the kernel of the pattern classification 
algorithm. At present, the CCD binary/analog correlator appears to offer the 
optimum implementation of the matrix multiplication function. The advantages 
of the binary/analog correlator are given below. 
l High accuracy. Since the weighting coefficients are represented in 
binary form, accuracy of up to 10 bits can be implemented. 
l Arbitrarily long reference retention time. Since the reference is 
stored digitally in static shift registers, it does not need to be refreshed 
as the analog/analog correlator does. 
l The binary/analog correlator is amenable to general-purpose IC design 
such that a single design can be used in a variety of system applications. 
The problem is to classify vectors X 
x1 
x2 
X = . 
I- . . XN  
(22) 
into classes w.. 
J 
X is an N-element column vector, and N is the number of 
different wavelength sensors. 
signal in the k 
th 
The value xk represents the amplitude of the 
sensor. 
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A Bayes optimal pattern classifier is one which classifies patterns X into 
classes w j, j = I9 m in such a way as to maximize the discriminant 
g: (xl = - c P(Xlur;) P(W;)/P(X) . (23) 
I 
j#i 
J 
In the above equation 
l P(x\(LIi) is the cond itiona 1 probability density function which gives 
the probability-of occurrence of the pattern X, given that X is in fact from 
the class co.; 
J 
0 p(mj) is the a priori probability of w.; 
J 
0 p(X) is the a priori probability of X. 
Maximizing the above discriminant gi(X) is equivalent to minimizing the expected 
loss Lx(i) = -gi(X), which is given by 
Lx(i) = J$, P(wjlx) - (24) . . 
In other words, Lx(i) is the sum of the probabilities of classifying X in the 
incorrect class (j # i). Equation (23) is obtained by the use of Bayes’ rule 
P(X, Wj) = P(XIWj) P(Wj) = P(Wj 1 X) P(X) 9 (25) 
from which 
P(l"jlx) = P('lwj) P(Loj)'P(x) . (26) 
Since p(X) is not a function of i, maximizing gi(X) is equivalent to 
maximizing 
gf(X) = -Jo, P('lwj) P(mj) ) (27) . . 
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which, in turn, can be written as 
gl(‘) = p(‘lwi) P(wi) - ‘(‘) . 
Equation (29) is maximum if, and only if, 
is maximum. Thus, the decision rule is: X E w. if, 
J 
and only if, 
p(XIWi) P(Wi) 2 P(‘lwj’ P(Wj) j + i . 
This is commonly referred to as the maximum 1 ikel ihood decision rule. 
A quadratic classifier uti 1 izes a Gauss ian probability distribution 
function. In one dimens ion this takes the form 
; p(xjwi) = (2mi2)-- exp[- 
(x - cli)2 
25 1 2 . 
Following Equation (29)) it is desirable to maximize the discriminant 
(x 
g’i’ (x) = 
P(wi) 
1 
- q2 
fi oi 
exp - 
20i2 1 - 
Maximizing g/i’(x) is equivalent to maximizing 
g’;(x) = log g’i’(x) = log P(Wi) - Q log 2n 
(x 
- log oi - 
- IJi)2 
20i2 
W 
(29) 
(30) 
(31) 
(32) 
(33) 
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Since the constant term in -& log 217 appears in all of the g’:(x), it can be 
dropped, yielding the discriminant 
g’il”(X) = log P(Wi) - log ai - 
(x - PiJ2 
2oi2 
. (34) 
Returning now to N-dimensional space and assuming that all classes are 
equally likely on an a priori basis, the discriminant reduces to 
gi (x) = -& 1ogJGJ -9(x - Uif xi-’ (x - UJ , 
where 
. 
I. 
ON’ 0 
i 
N2 l-T 
and 
(35) 
(36) 
The simplified discussion given above indicates the importance of matrix 
multiplication to the pattern classification algorithm. In particular, compu- 
tation of the form XTCX forms the kernel of the pattern classification algorithm. 
This computation can be implemented with binary/analog correlators. 
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Section 1V.B discusses the binary/analog correlator technology and presents 
results obtained with a 32-stage x 4 bit test device. 
Section 1V.C discusses the application of the binary/analog correlator to 
the computation of XTCX. 
Section 1V.D discusses the preliminary design of an IC to implement a 
classifier having 16 sensors with 8-bit accuracy. 
Section 1V.E discusses the design and implementation of a 32-stage by 
8-bit binary/analog correlator unit suitable to implement a classifier having 
M = 8 bits and N = 4 sensors using two of the existing 32-stage by 4-bit devices. 
B. Binary/Analoq Proqrammable CCD Correlator Technoloqy 
The concept of the binary/analog correlator is illustrated in Figure 98. 
The weighting coefficients (hohi . . . hN-, of Figure 1 ) are made electronically 
programmable by decomposing each one into a binary representation. hn is repre- 
sented with M-bit accuracy by 
M-l 
hn = C hi 2 
-k 
. 
k=O 
(38) 
For M-bit accuracy, M parallel CCD binary/analog correlators are put on a chip 
as shown in Figure 98. The most significant bit hz of each coefficient is 
loaded into the static shift register (coefficient store) shown as elongated 
rectangles in the filter at the top of the figure. The second most signifi- 
1 
cant bit hn of each coefficient is loaded into the second coefficient store, 
M-l 
and the least significant bit hn is loaded into the coefficient store shown 
at the bottom of the figure. The analog input signal to be filtered is appl ied 
without attenuation to the top filter (most significant bit). The input is 
attenuated by a factor of two at the input of the second fi 1 ter (second most 
significant bit), and it is attenuated by a factor of 2 
M-l 
at the input to the 
bottom filter (least significant bit). This attenuation is performed using 
capacitive ratio techniques similar to those employed in MOS MDAC technology. 
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The coefficients stored in the static shift registers then control the weight- 
ing of the transversal filters, and when the outputs of each filter are summed 
together as shown, the result is 
V out(z) N=’ 
H(z) = Vin(z) = C h; z -n + 2 
-’ N-1 N-l 
n=O 
c h’ z-” + . . . + 2- (M-1) c h;-’ z-n (39) 
n=O n n=O 
(40) 
= “c’ h z-” . 
n 
n=O 
(41) 
In the programmable CCD correlator the relative timing of charge transfer 
is selectively programmed. The structure is sketched in Figure 99. It con- 
sists of a conventional serial $5 CCD shift register in which phase-and-a-half 
clocking is employed. All of the d4 electrodes are connected to a common output 
bus line, which is held by the output circuitry to an intermediate potential, i.e., 
between the OFF potential (0 V) and the ON potential (15 V). The @2 electrodes 
are individually clocked by a program stored in a digital shift register that 
is physically parallel to the CCD channel. The al electrodes are used as barriers 
at the time the charge is sensed and are clocked with a common bus line. The O2 
electrodes are biased at a constant potential slightly above 0 V by a common 
bus 1 ine. The operation is detailed below. 
Assume that at some time in the clock cycle t, (see Figure 99) all the 
signal charge packets in the CCD reside under @2 electrodes that are all in 
the ON state. At a later time t2 some of the G2 electrodes are selectively 
turned OFF (those corresponding to program bits that are equal to l's). 
Immediately after t2, the signal charge packets will transfer from the OFF 
ti2 electrodes through the @3 electrodes to the corresponding successive @4 
electrodes which are maintained at an intermediate potential between the ON 
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a, level and the OFF @, level. The transferred charges will be sensed and summed 
by the output integrator. Later in the cycle at t3, the remaining ti2 clocks are 
returned to ground potential and the charge packets that did not transfer at t2 
will transfer to a4 electrodes. At time’ t o the @, barrier electrodes and 62 
programned electrodes turn ON, transferring the charges from the G4 sense 
electrodes. At time to the r$, electrodes turn OFF, leaving the charges under the 
G2 electrodes and the cycle is repeated. The G3 electrodes serve as a buffer to 
prevent the transition of the @2 electrodes at time t2 from capacitively coupling 
to the integrator inputs (I$~). Charge is never stored under the @3 electrodes. 
In the time interval between t2 and t 
3 
the output signal is available and is 
given by 
N 
Qou t (n) 
= C hi x qS(n - i). 
i=l 
(42) 
As described thus far, the device required unipolar signals. To allow 
signal of either sign and to al low the CCD to operate with a fat zero charge 
for better charge transfer efficiency, it is desirable to operate two structures 
1 ike the one just described in parallel in a differential mode. A fat zero 
charge QfZ 
is inserted into each size of the differential pair, and a signal 
charge Q sig 
is added to one side and substracted from the other side. The 
output charge will be given by 
N 
Q out(n) = ’ [hi X CQfz + Q,ig)I - [hi X (Qfz - Qsig)] (43) i=l 
Qout (n) 
= ; 2hi Qsig . 
i=l 
(44) 
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For some applications a single-bit coefficient is adequate, but for appl i- 
cations requiring coefficients with multiple-bit accuracy, several differential 
channels may be binary weighted and combined as illustrated in Figure 100. This 
figure illustrates a configuration for correlating N analog samples with N 
digital words, each of which is represented by M bits. In this scheme the 
weighting is applied to the analog signals at the input of the CCD’shift 
registers. The summing of the M parallel channels is accomplished simply by a 
parallel connection of the @L clock buses and of the @i clock buses. Thus, 
only one output integrator is needed. 
The d2 electrode clocking will be accomplished by the same shift register 
that stores the digital code. The circuit diagram for one stage of the shift 
register is shown in Figure 101. This shift register operates with three non- 
overlapping clocks as shown. Another signal R is used to control whether the 
shift register is connected serially for loading or whether each bit is con- 
tinuously recirculated within the same stage in a storage mode. 
The device illustrated in Figure 102 has been built to demonstrate the 
binary/analog concept discussed above. The device has 32 programmable taps, each 
having b-bit precision. The experimental accuracy of the taps, illustrated in 
Figure 103, is ?l% consistent with 6 LSB of 8-bit taps. The experimental impulse 
response shown in Figure 103 has a digital code -1 -7/8 -6/8 . . . i-7/8 in order 
to estimate weighting coefficient accuracy. 
Figure 104 illustrates operation of the test device as a bandpass filter. 
Figure 104(a) is a photo of the impulse response and Figure 104(b) is of the 
frequency response. The center frequency is 2 the clock frequency (fc = 5 kHz), 
and the impulse response is weighted with a Hamming window quantized to &bit 
accuracy. The sidelobes in Figure 104(b) are within 1 dB of the sidelobes 
predicted by a computer simulation of this filter with 4-bit tap weight 
quantization. Figure 105 shows the frequency response of the binary/analog 
correlator as a bandpass filter with rectangular weighting operating at a 500 kHz 
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Figure lo'.-Shift Register and Clock Generator for CCD Correlator. 
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Figure 102.-Photograph of a 32-Stage Binary/Analog Correlator with 
Four-Bit Weighting Coefficients. This IC has eight CCD 
filters (two for each bit) and static shift registers 
to load and store 32 four-bit words. Two of these ICs 
can be operated in parallel to achieve eight-bit weight- 
ing coefficients. Circuitry is included on-chip to 
facilitate microprocessor control. 
- 
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Figure 105.- Frequency Response of the Binary/Analog Correlator 
Programmed to Give a Bandpass Filter with Passband 
at 125 kHz (Clock Frequency is 500 kHz). A rec- 
tangular window function is used. The four bits 
used to code the first five weighting coefficients 
are shown. Note 2’s-complement arithmetic is used 
to code the negative values (h3) with b. the sign 
bit. 
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r 
clock frequency. Again, the sidelobes are within 1 dB of the computer-simulated 
response. The maximum clock frequency here is limited by the slew rate of the 
external integrating amp1 ifier. 
Figure 106 illustrates the use of the correlator for convolving p-n 
sequence codes. The 13-point Barker code impulse response is used. The 3 code 
words used for the p-n weighting are +7/g, 0, and -T/8. Shown are the correlator 
input, the filter impulse response, and the correlator output. The output is 
either 0 or +l until the correlation peak occurs, at which time the output is 
+13. 
C. Application of Binary/Analog Correlator to Pattern Classification 
In a pattern class ification sys t 
XTCX , 
em the following operation is needed: 
(45) 
T 
where X is the column matrix of sensor outputs and C = A A is a feature matrix. 
Let Y = AX and yT = XTAT . To evaluate Equation (45) it is sufficient to compute 
(46) 
N 
yTy = c (Yi12 , 
i= 1 
where 
N 
yi = C a.. X. . 
j=l ‘J J 
(47) 
The computation of yi can be accomp lished using a binary/analog corre 
described in Section 1V.B. 
Figure 107 illustrates the use of the binary/analog correlator s 
T 
1 ator 
a system for the computation of Y’Y. The system requires N-stages by 
tructure in 
M-bit 
binary/analog correlators. N correlators are required for parallel computation 
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Figure 106.-Matched Filter Operation of the Test 
Device Using a 13-Bit Barker CodeL 
r 
X0----- 
N-N Stage X M Bit 
Binary/Analog Correlators 
Figure 107.-Block Diagram for Computing YTY. 
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of Yi’S. The binary code stored in the i 
th 
correlator is the ith column of 
the A matrix. The output of each correlator is valid after N clock cycles, at 
which time X has been completely loaded into each correlator. The correlator 
outputs are squared and then summed together to obtain YTY. 
D. Preliminary Desiqn of Matrix Multiplier IC 
In the desired system, the number of different colored sensors is N = 16, 
and M = 8 bits of accuracy are thought to be required. 
In integrating the system of Figure 107 for 16 sensors, size limitations 
make it desirable to reduce the number of correlators on one chip to four and 
mu1 tiplex four chips together. The number of squaring circuits can be reduced 
to one by sampling the correlator outputs after N clock cycles and multiplexing 
these samples off chip. A block diagram of such a chip is shown in Figure 108. 
A preliminary layout of the IC is shown in Figure 109. This IC contains filters 
for four columns of the 16 x 16 feature matrix. The feature coefficients are 
loaded through eight reference inputs, one input for each bit of the reference. 
The reference inputs are TTL levels. A five bit TTL level address (four bits 
for row plus address enable) signal is needed to select the matrix column. An 
input load pulse is needed to transfer the input data to the addressed matrix 
column. The input signal attenuation needed for each column is realized using 
capacitive ratio techniques. The differential current integrator (DCI) consists 
of an MOS amplifier configured as an integrator. The sample-and-hold circuitry 
and multiplexer are realized using standard MOS techniques. All clocks are 
derived on-chip from the two-phase master clock. The specification on clock 
rate is 500 kHz (1 MHz master clock). However, the design goal will be 2 MHz 
(4 MHz master clock). Provisions are included for asynchronous operation wherein 
the data can be loaded into the correlators at high speed (greater than 2 MHz), 
and then the clock can be stopped to provide sufficient time (-2 us) to read 
out the matrix product with high accuracy. Synchronizing signals for both inputs 
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r 
16-Stage, 8-Bit 
Binary/Analog Correlator 
alj 
Sample- 
and- 
a3j 
I 
I I I 
\ 
. 
\ 
a4i 
~ Yi 
Figure 108.-Block Diagram of Binary/Analog Cot-relator IC. 
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Figure log.-Preliminary Design of Four-Column by 16-Stage by Eight- 
Bit CCD Matrix Multiplier IC. 
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and outputs are provided to al low interfacing to external equipment. Al so, 
there is a provision for clearing the stored feature coefficients to zero using 
a digital input control signal. TTL/MOS buffers are provided for all digital 
inputs except the master clock. Sharp transition edges are required, and the 
TTL/MOS buffers required to provide these sharp edges at high speed would 
consume too much power to include on-chip. Dynamic range (maximum output signal/ 
rms output noise) is expected to be 60 dB after the squaring operation. 
Figure 110 illustrates the system configuration. Since this system uses 
parallel processing, an output is available from the accumulator every 16 clock 
cycles. The multiplexer is clocking the 16 correlator samples off chip to the 
squarer and accumulator while the correlators are being loaded with new sensor 
data. 
The matrix multiplier system of Figure 108 must be duplicated for each 
feature. The pattern classification decision is then made based on the feature 
matrix multiplier that gives the largest result. 
E. Four-Sensor Demonstration Unit 
Using the 32-stage by b-bit binary/analog correlator test devices described 
in Section IV.B, a 32-stage by 8-bit binary/analog correlator was constructed. 
This unit is suitable to implement a classifier having four sensors and 8-bit 
resolution. The unit is illustrated in Figure 111. To avoid using eight 
chips in this system, parallel processing is not used. All 16 coefficients of 
the 4 x 4 feature matrix are stored sequentially in the correlator. Two chips 
were required for eight-bit resolution. The system is operated by clocking 
sequences of 32 pulses through the CCDs consisting of the four-term sensor vector 
and 28 “zeros.” The accumulator samples every fourth clock cycle. The correla- 
tor output sequence is y,y2y3y4 for feature 1 and y,y2y3y4 for feature 2. A 
squarer and accumulator are required to sum y. 
2 
for i = 1 to 4 for each feature. 
1 
The output will be available once every 16 clock cycles. 
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Binary/Analog 
Correlator ICs 
u- 
c YTY 
Figure llO.-System Block Diagram for Pattern Classifier, 
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Figure Ill.-Block Diagram of Pattern Classifier Using 
32 x 2-Bit Binary/Analog Correlator. 
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Figure 112 illustrates operation of the correlator with eight-bit accuracy. 
Under microprocessor control the digital code is ramped from all +127/128’s 
to all -1’s in twos-complement form. The output of the correlator (top trace) 
was subtracted from a lo-bit D/A converter with the same input code. The differ- 
ence (bottom trace) was +20 mV from zero error. Since the binary/analog output 
has a 10 V swing, this represents an accuracy of *$ LSB at eight-bits resolution. 
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Binary/Analog Output 
(10 V Swing) 
Difference Between 
O/4 Converter and 
Binary/Analog Out- 
puts (*20 mV Error) 
Figure 112.-Illustration of 8-Bit Accuracy of 
The Binary/Analog Correlator. 
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SECTION V 
CONCLUSIONS 
The objective of this program was to develop different CCD techniques for 
performing programmable correlation for preprocessing environmental sensor data 
preparatory to its transmission to the ground. Two separate ICs were developed 
under this program and a third IC was evaluated. 
The first IC was a CCD chirp z-transform IC capable of performing a 32-point 
DFT at frequencies to 1 MHz. This IC, suitable for frequency domain correlation, 
contained MOS MDACs, CCD transversal filters, ROM, MOS amplifiers, and all needed 
control circuitry. 
Al 
dynamic 
digital 
1 on-chip circuitry operated as designed with the exception of the lim 
range caused by a fixed pattern noise due to interactions between the 
and analog circuits. Also, the tap weights of the CCD filters were 
erroneously shifted one bit, affecting spectral power density analysis. Both 
problems can easily be corrected with a minor redesign. 
i ted 
The second IC developed under this program was a 64-stage CCD analog/analog 
correlator for performing time domain correlation. Dynamic range was measured 
at 75 dB and potential for 95 dB dynamic range exists. Mu1 tip1 ier errors were 
found to be less than 1% at designed signal levels and less than 0.3% at the 
measured smaller levels. The main drawback of the analog/analog correlator 
is multiplier offsets, but applications exist that eliminate these effects and 
take advantage of the analog/analog correlator’s monotonicity and dynamic range. 
During the course of this program, a prototype IC for performing time domain 
correlation was evaluated. This IC offers digital programmability and appears 
to offer the optimum implementation of the matrix multiplication function needed 
in the pattern classification algorithm. The prototype IC was 32 stages long 
by 4 bits wide and operated at 500 kHz clock rate. The output dynamic range was 
limited to 48 dB by input signal feedthrough, but random output noise was measurer 
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to be 70 dB below the maximum output signal. The feedthrough was caused by 
coupling on chip and can be eliminated in future designs to be 70 dB below 
the maximum output signal. 
It is our strong recommendation that a binary/analog correlator unit be 
developed suitable to implement a classifier having g-bit accuracy and 16 sensors. 
We also recommend that the applications of the CZT IC to image processing prob- 
lems (two dimensional processing of imagery) be explored. 
In summary, the results of Contract No. NASI-14290 were excellent. The 
first fully integrated CZT IC was designed and evaluated. An analog/analog 
correlator was designed and evaluated and an alternate approach to time domain 
correlation, the binary/analog correlator, was evaluated. A great deal was 
learned under the contract that will enable us to implement, in hardware, a 
pattern classifier suitable for operation in a satellite. 
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